Script generated by TTT

Title: Seidl: Programmoptimierung (15.01.2014)

Date: Wed Jan 15 08:31:02 CET 2014

Duration: 89:15 min

Pages: 29

The general case:

- Every register receives its value at most once.
- The assignment therefore can be decomposed into a permutation together with tree-like assignments (directed towards the leaves) ...

Example

$$\psi = R_1 = R_2 \mid R_2 = R_4 \mid R_3 = R_5 \mid R_5 = R_3$$

The parallel assignment realizes the linear register moves for R_1 , R_2 and R_4 together with the cyclic shift for R_3 and R_5 :

$$\psi = R_1 = R_2;$$

$$R_2 = R_4;$$

$$R_3 \leftrightarrow R_5;$$

649

The general case:

- Every register receives its value at most once.
- The assignment therefore can be decomposed into a permutation together with tree-like assignments (directed towards the leaves) ...

Example

$$\psi = R_1 = R_2 \mid R_2 = R_4 \mid R_3 = R_5 \mid R_5 = R_3$$

The parallel assignment realizes the linear register moves for R_1 , R_2 and R_4 together with the cyclic shift for R_3 and R_5 :

$$\psi = R_1 = R_2;$$

$$R_2 = R_4;$$


$$R_3 \leftrightarrow R_5;$$

649



- → For every local variable, there is an entry in the stack frame.
- Before calling a function, the locals must be saved into the stack frame and be restored after the call.
- → Sometimes there is hardware support :-)

 Then the call is transparent for all registers.
- → If it is our responsibility to save and restore, we may ...
 - save only registers which are over-written :-)
 - restore overwritten registers only.
- Alternatively, we save only registers which are still live after the call and then possibly into different registers ===> reduction of life ranges :-)



Interprocedural Register Allocation:

- → For every local variable, there is an entry in the stack frame.
- → Before calling a function, the locals must be saved into the stack frame and be restored after the call.
- → Sometimes there is hardware support :-)
 Then the call is transparent for all registers.
- \rightarrow If it is our responsibility to save and restore, we may ...
 - save only registers which are over-written :-)
 - restore overwritten registers only.
- → Alternatively, we save only registers which are still live after the call and then possibly into different registers —— reduction of life ranges :-)



The general case:

- Every register receives its value at most once.
- The assignment therefore can be decomposed into a permutation together with tree-like assignments (directed towards the leaves) ...

Example

for, botten morrell

$$\psi = R_1 = R_2 \mid R_2 = R_4 \mid R_3 = R_5 \mid R_5 = R_3$$


The parallel assignment realizes the linear register moves for R_1 , R_2 and R_4 together with the cyclic shift for R_3 and R_5 :

$$\psi = R_1 = R_2;$$

$$R_2 = R_4;$$

$$R_3 \leftrightarrow R_5;$$

649



Interprocedural Register Allocation:

- → For every local variable, there is an entry in the stack frame.
- → Before calling a function, the locals must be saved into the stack frame and be restored after the gall.
- → Sometimes there is hardware support :-)

 Then the call is transpared or all registers.
- \rightarrow If it is our responsibility to save and restore, we may ...
 - save only registers which are over-written :-)
 - restore overwritten registers only.

650

3.2 Instruction Level Parallelism

Modern processors do not execute one instruction after the other strictly sequentially.

Here, we consider two approaches:

- (1) VLIW (Very Large Instruction Words)
- (2) Pipelining

3.2 Instruction Level Parallelism

Modern processors do not execute one instruction after the other strictly sequentially.

Here, we consider two approaches:

- (1) VLIW (Very Large Instruction Words)
- (2) Pipelining

651

3.2 Instruction Level Parallelism

Modern processors do not execute one instruction after the other strictly sequentially.

Here, we consider two approaches:

- (1) VLIW (Very Large Instruction Words)
- (2) Pipelining

VLIW:



One instruction simultaneously executes up to k (e.g., 4:-) elementary Instructions.

Pipelining:

Instruction execution may overlap.

Example:

$$w = (R) = R_2 + R_3 (D) = D_1 * D_2 (R_3) = M[R_4]$$

652

We conclude:

Distributing the instruction sequence into sequences of words is amenable to various constraints ...

In the following, we ignore the phases Fetch und Decode :-)


Examples for Constraints:

- (1) at most one load/store per word;
- (2) at most one jump;
- (3) at most one write into the same register.

Warning:

- Instructions occupy hardware ressources.
- Instructions may access the same busses/registers

 hazards
- Results of an instruction may be available only after some delay.
- During execution, different parts of the hardware are involved:




 During Execute and Write different internal registers/busses/alus may be used.

653

Warning:

- Instructions occupy hardware ressources.
- Instructions may access the same busses/registers

 hazards
- Results of an instruction may be available only after some delay.
- During execution, different parts of the hardware are involved:



During Execute and Write different internal registers/busses/alus may be used.

FRE

We conclude:

Distributing the instruction sequence into sequences of words is amenable to various constraints ...

In the following, we ignore the phases Fetch und Decode :-)

Examples for Constraints:

- (1) at most one load/store per word;
- (2) at most one jump;
- (3) at most one write into the same register.

654

We conclude:

Distributing the instruction sequence into sequences of words is amenable to various constraints ...

In the following, we ignore the phases Fetch und Decode :-)

Examples for Constraints:

- (1) at most one load store per word;
- (2) at most one jump;
- (3) at most one write into the same register.

Example Timing:

Floating-point Operation	3
Load/Store	2
Integer Arithmetic	1

Timing Diagram:

	R_1	R_2	R_3	D
0	5	-1	1/1/2///	0.3
1	1			
2			49	
3				17.4


 R_3 is over-written, after the addition has fetched 2 :-)

655

Example Timing:

Floating-point Operation	3
Load/Store	2
Integer Arithmetic	1

Timing Diagram:



 R_3 is over-written, after the addition has fetched 2 :-)

VLIW:

One instruction simultaneously executes up to k (e.g., 4:-) elementary Instructions.

Pipelining:

Instruction execution may overlap.

Example:





$$w = (R_1 = R_2 + R_3 \mid D = D_1 * D_2 \mid R_3 = M[R_4])$$

652

If a register is accessed simultaneously (here: R_3), a strategy of conflict solving is required ...

Conflicts:

Read-Read: A register is simultaneously read.

in general, unproblematic :-)

Read-Write: A register is simultaneously read and written.


Conflict Resolution:

- ... ruled out!
- Read is delayed (stalls), until write has terminated!
- Read before write returns old value!

Example Timing:

Floating-point Operation	3
Load/Store	2
Integer Arithmetic	1

Timing Diagram:



 R_3 is over-written, after the addition has fetched 2 :-)

655

Write-Write: A register is simultaneously written to.

⇒ in general, unproblematic :-)

Conflict Resolutions:

- ... ruled out!
- ...

In Our Examples ...

- simultaneous read is permitted;
- simultaneous write/read and write/write is ruled out;
- no stalls are injected.

We first consider basic blocks only, i.e., linear sequences of assignments

•••

Idea: Data Dependence Graph

Vertices	Instructions
Edges	Dependencies

Example:

- (1) (x) = (x) + 1
- $(2) \quad y = M[A]$
- (3) (t)=z
- $(4) \quad z = M[A+x];$
- (5) (t) = y + z;

658


Let U_i , D_i denote the sets of variables which are used or defined at the edge outgoing from u_i . Then:

$$(u_1, u_2) \in DD$$
 if $u_1 \in \mathcal{R}[u_2] \land D_1 \cap D_2 \neq \emptyset$
 $(u_1, u_2) \in DU$ if $u_1 \in \mathcal{R}[u_2] \land D_1 \cap U_2 \neq \emptyset$

661

... in the Example:

		Def	Use
1	x = x + 1;	{ <i>x</i> }	{ <i>x</i> }
2	y = M[A];	$\{y\}$	$\{A\}$
3	t=z;	$\{t\}$	$\{z\}$
4	z = M[A+x];	$\{z\}$	$\{A,x\}$
5	t = y + z;	$\{t\}$	$\{y,z\}$



Possible Dependencies:

Reaching Definitions:

Determine for each u which definitions may reach \implies can be determined by means of a system of constraints :-)

... in the Example:

659

The UD-edge (3,4) has been inserted to exclude that z is over-written before use :-)

In the next step, each instruction is annotated with its (required ressources, in particular, its) execution time.

Our goal is a maximally parallel correct sequence of words.

For that, we maintain the current system state:

$$\Sigma: Vars \rightarrow \mathbb{N}$$

 $\Sigma(x) = \text{expected delay until } x \text{ is available}$

Initially:

$$\Sigma(x) = 0$$

As an invariant, we guarantee on entry of the basic block, that all operations are terminated :-)

Then the slots of the word sequence are successively filled:

- We start with the minimal nodes in the dependence graph.
- If we fail to fill all slots of a word, we insert ; :-)
- After every inserted instruction, we re-compute Σ .

Warning:

- → The execution of two VLIWs can overlap !!!
- → Determining an optimal sequence, is NP-hard ...

Then the slots of the word sequence are successively filled:

- We start with the minimal nodes in the dependence graph.
- If we fail to fill all slots of a word, we insert ; :-)
- After every inserted instruction, we re-compute Σ .

Warning:

- → The execution of two VLIWs can overlap !!!
- → Determining an optimal sequence, is NP-hard ...

663

663