### Script generated by TTT

Title: Petter: Programmiersprachen (23.11.2016)

Date: Wed Nov 23 14:39:12 CET 2016

Duration: 50:34 min

Pages: 11

### **Common Code Pattern for Mutexes**

Using HTM in order to implement mutex:


```
void update(int idx, int val) {
int data[100]; // shared
                                      lock(mutex);
                                      data[idx] += val;
int mutex:
void update(int idx, int val) {
                                      unlock(mutex);
 if(_xbegin()==-1) {
   if (!mutex>0) _xabort();
                                    void lock(int mutex) {
    data[idx] += val:
                                      if(xbegin()==-1) {
    _{xend}();
                                        if (!mutex>0) _xabort();
 } else {
                                        else return:
    wait(mutex);
                                      } wait(mutex);
    data[idx] += val;
    signal(mutex);
                                    void unlock(int mutex) {
                                      if (!mutex>0) signal(mutex);
                                      else _xend();
```

- the critical section may be executed without taking the lock (the lock is elided)
- as soon as one thread conflicts, it aborts, takes the lock in the fallback path and thereby aborts all other transactions that have read mutex

### **Illustrating Transactions**



Augment MESI state with extra bit T per cache line. CPU A: E5, CPU B: I



### **Hardware Lock Elision**

Concurrency: Transactions

ardware Transactional Memory

ardware Lock Elision

#### **Hardware Lock Elision**

Observation: Using HTM to implement lock elision is a common pattern 
→ provide special handling in hardware: HLE

- provides a way to execute a critical section without the need to immediately modify the cacheline in order to acquire and release the lock
- requires annotations:
  - ▶ instruction that increments the semaphore must be prefixed with XACQUIRE
  - ▶ instruction setting the semaphore to 0 must be prefixed with XRELEASE
  - ▶ these prefixes are ignored on older platforms
- for a successful elision, all signal/wait operations of a lock must be annotated

Concurrency: Transactions

**Hardware Transactional Memory** 

Hardware Lock Elision


31 / 36

# Implementing Lock Elision



Transactional operation:

- re-uses infrastructure for Restricted Transactional Memory
- add a buffer for elided locks, similar to store buffer



- \*\*MACQUIRE\* of lock ensures \*\*shared/exclusive\* cache line state with T = 1, issues XBEGIN and stores written value in \*elided lock\* buffer\*\*
- r/w access to a cache line sets T
- like RTM, applying an invalidate message to a cache line with T=1 issues XABORT analogous for read message to a modified cache line
- a local CPU read from the address of the elided lock accesses the buffer
- or XRELEASE on the same lock, decrement C and, if C=0, clear T flags and elided locks buffer and commit to memory

Concurrency: Transactions

Hardware Transactional Memor

ock Elicion 32

## **Transactional Memory: Summary**



Transactional memory aims to provide atomic blocks for general code:

- frees the user from deciding how to lock data structures
- compositional way of communicating concurrently
- can be implemented using software (locks, atomic updates) or hardware

## **Transactional Memory: Summary**



Transactional memory aims to provide atomic blocks for general code:

- frees the user from deciding how to lock data structures
- compositional way of communicating concurrently
- can be implemented using software (locks, atomic updates) or hardware

The devil lies in the details:

- semantics of *explicit HTM* and *STM* transactions quite subtle when mixing with non-TM (*weak* vs. *strong isolation*)
- single-lock atomicity and transactional sequential consistency semantics
- STM not the right tool to synchronize threads without shared variables
- TM providing opacity (serializability) requires eager conflict detection or lazy version management

Devils in implicit HTM:

- RTM requires a fall-back path
- no progress guarantee
- HLE can be implemented in software using RTM

Concurrency: Transactions

Handrian Transactional Manage

Hardware Lock Elision

Consultrancy: Transactions

andreas Transcriptional Manager

ardware Lock Elision

33 / 3

#### **TM** in Practice

Availability of TM Implementations:

- GCC can translate accesses in \_\_transaction\_atomic regions into libitm library calls
- ISO Standard to come: C++ Extensions for Transactional Memory introducing synchronized { } (preview in GCC 6.1)
- the library libitm provides different TM implementations:
  - On systems with TSX, it maps atomic blocks to HTM instructions
  - On systems without TSX and for the fallback path, it resorts to STM
- RTM support slowly introduced to OpenJDK Hotspot monitors

Concurrency: Transactions

Hardware Transactional Memory

Hardware Lock Elision

34 / 36

### **TM** in Practice

Availability of TM Implementations:

- GCC can translate accesses in \_\_transaction\_atomic regions into libitm library calls
- ISO Standard to come: C++ Extensions for Transactional Memory, introducing synchronized { } (preview in GCC 6.1)
- the library libitm provides different TM implementations:
  - On systems with TSX, it maps atomic blocks to HTM instructions
  - On systems without TSX and for the fallback path, it resorts to STM
- RTM support slowly introduced to OpenJDK Hotspot monitors

Use of hardware lock elision is limited:

- allows to easily convert existing locks
- pthread locks in glibc use RTM https://lwn.net/Articles/534758/
  - allows implementation of back-off mechanisms
  - HLE only special case of general lock
- implementing monitors is challenging
  - lock count and thread id may lead to conflicting accesses
  - ▶ in pthreads: error conditions often not checked anymore

Concurrency: Transaction:

Hardware Transactional Memor

Hardware Lock Elision 34 /

24/26

#### **Outlook**

Several other principles exist for concurrent programming:

- on non-blocking message passing (the actor model)
  - a program consists of actors that send messages
  - each actor has a queue of incoming messages
  - messages can be processed and new messages can be sent
  - special filtering of incoming messages
  - example: Erlang, many add-ons to existing languages
- - a process sends a message over a channel and blocks until the recipient accepts it
  - channels can be send over channels ( $\pi$ -calculus)
  - examples: Occam, Occam-π, Go
- (immediate) priority ceiling
  - declare processes with priority and resources that each process may acquire
  - each resource has the maximum (ceiling) priority of all processes that may acquire it
  - a process' priority at run-time increases to the maximum of the priorities of held resources
  - ▶ the process with the maximum (run-time) priority executes

### References



Transactional Locking II.

In Distributed Coputing, LNCS, pages 194-208. Springer, Sept. 2006.

T. Harris, J. Larus, and R. Rajwar.

Transactional memory, 2nd edition.

Synthesis Lectures on Computer Architecture, 5(1):1–263, 2010.

#### Online resources on Intel HTM and GCC's STM:

- http://software.intel.com/en-us/blogs/2013/07/25/ fun-with-intel-transactional-synchronization-extensions
- http://www.realworldtech.com/haswell-tm/4/

 $//{\tt www.open-std.org/jtc1/sc22/wg21/docs/papers/2015/n4514.pdf}$ 

Hardware Transactional Hamen

