Script generated by TTT

Title: Petter: Programmiersprachen (25.11.2015)

Date: Wed Nov 25 14:19:49 CET 2015

Duration: 49:43 min

Pages: 19

Implementing RTM using the Cache

Transactional operation:

store

buffer

CPU A

cache

invalidate queue

Memory

• augment each cache line with an extra bit T

register

bank

ullet use a nesting counter C and a backup register set

С

- → additional transaction logic:
- XBEGIN increment C and, if C = 0, back up registers
- read or write access to a cache line sets T if C > 0
- applying an invalidate message from invalidate queue to a cache line with T = 1 issues XABORT
- observing a \emph{read} message for a $\emph{modified}$ cache line with T=1 issues XABORT
- XABORT clears all T flags, sets C = 0 and restores CPU registers
- XCOMMIT decrement C and, if C = 0, clear all T flags

rrency: Transactions Hardware Transactional Men

estricted Transactional Memory

00 / 07

Protecting the Fall-Back Path



Use a lock to prevent the transaction from interrupting the fall-back path:

- fall-back path may not run in parallel with others √
- A transactional region may not run in parallel with fall-back path

Concurrency: Transactions

lardware Transactional Memory

Restricted Transactional Memory

27 / 37

Protecting the Fall-Back Path



Use a lock to prevent the transaction from interrupting the fall-back path:

```
int data[100]; // shared
int mutex;
void update(int idx, int value) {
   if(_xbegin()==-1) {
      if([mutex>0] - xabort();
      data[idx] += value;
      _xend();
   else {
      wait[mutex];
      data[idx] += value;
      signal(mutex);
   }
}
```

- fall-back path may not run in parallel with others √
- 🗘 transactional region may not run in parallel with fall-back path


Concurrency: Transactions

dware Transactional Memory


estricted Transactional Memory

Illustrating Transactions

Augment MESI state with extra bit T per cache line. CPU A: E5, CPU B: I




Thread B int tmp = data[idx]; data[idx] = tmp+value: xend():



Implementing RTM using the Cache



- augment each cache line with an extra bit T
- use a nesting counter C and a backup register set
 - → additional transaction logic:



Memory

- XBEGIN increment C and, if C=0, back up registers
- read or write access to a cache line sets T if C > 0
- applying an *invalidate* message from invalidate queue to a cache line with T=1 issues XABORT
- observing a read message for a *modified* cache line with T=1 issues XABORT
- XABORT clears all T flags, sets C=0 and restores CPU registers
- XCOMMIT decrement C and, if C=0, clear all T flags

Protecting the Fall-Back Path


Use a lock to prevent the transaction from interrupting the fall-back path:

```
int data[100]; // shared
int mutex;
void update(int idx, int value) {
 if(xbegin()==-1) {
      if (!mutex>0) _xabort();
      data[idx] += value;
      _{\rm xend}():
   } else {
      wait(mutex):
      data[idx] += value;
      signal(mutex);
```

- fall-back path may not run in parallel with others √
- A transactional region may not run in parallel with fall-back path


Illustrating Transactions

Augment MESI state with extra bit T per cache line. CPU A: E5, CPU B: I



Thread B int tmp = data[idx]; data[idx] = tmp+value;

_xend();



Common Code Pattern for Mutexes



Using HTM in order to implement mutex:

```
void update(int idx, int val) {
int data[100]; // shared
                                      lock(mutex):
                                      data[idx] += val;
int mutex:
void update(int idx, int val) {
                                      unlock(mutex);
 if(_xbegin()==-1) {
   if (!mutex>0) _xabort();
                                    void lock(int mutex) {
    data[idx] += val;
                                      if(_xbegin()==-1) {
                                        if (!mutex>0) _xabort();
    _xend();
 } else {
                                        else return:
   wait(mutex);
                                      } wait(mutex);
    data[idx] += val;
    signal(mutex);
                                    void unlock(int mutex) {
                                      if (!mutex>0) signal(mutex);
                                      else _xend();
```

- the critical section may be executed without taking the lock (the lock is elided)
- as soon as one thread conflicts, it aborts, takes the lock in the fallback path and thereby aborts all other transactions that have read mutex

Concurrency: Transactions

Hardware Transactional Memory

Restricted Transactional Memor

Concurrer

Hardware Transactional Memor

lardware Lock Elicion

31 / 5

Common Code Pattern for Mutexes



Using HTM in order to implement mutex:

```
void update(int idx, int val) {
int data[100]; // shared
                                      lock(mutex);
                                      data[idx] += val;
int mutex:
void update(int idx, int val) {
                                      unlock(mutex);
 if(_xbegin()==-1) {
   if (!mutex>0) _xabort();
                                    void lock(int mutex) {
    data[idx] += val:
                                      if(xbegin()==-1) {
    _{xend}();
                                        if (!mutex>0) _xabort();
 } else {
                                        else return:
    wait(mutex);
                                      } wait(mutex);
    data[idx] += val:
    signal(mutex);
                                    void unlock(int mutex) {
                                      if (!mutex>0) signal(mutex);
                                      else _xend();
```

- the critical section may be executed without taking the lock (the lock is elided)
- as soon as one thread conflicts, it aborts, takes the lock in the fallback path and thereby aborts all other transactions that have read mutex

Hardware Lock Elision

Hardware Lock Elision



Observation: Using HTM to implement lock elision is a common pattern → provide special handling in hardware: HLE

- provides a way to execute a critical section without the need to immediately modify the cacheline in order to acquire and release the lock
- requires annotations:
 - ▶ instruction that increments the semaphore must be prefixed with XACQUIRE
 - ▶ instruction setting the semaphore to 0 must be prefixed with XRELEASE
 - these prefixes are ignored on older platforms
- for a successful elision, all signal/wait operations of a lock must be annotated

Concurrency: Transactions

Hardware Transactional Memory

Restricted Transactional Memory

30 / 37

Concurrency: Transactions

Hardware Transactional Memor

Hardware Lock Elision

32 / 3

Hardware Lock Elision


Observation: Using HTM to implement lock elision is a common pattern → provide special handling in hardware: HLE

- provides a way to execute a critical section without the need to immediately modify the cacheline in order to acquire and release the lock
- requires annotations:
 - ▶ instruction that increments the semaphore must be prefixed with XACQUIRE
 - ▶ instruction setting the semaphore to 0 must be prefixed with XRELEASE
 - ► these prefixes are ignored on older platforms
- for a successful elision, all signal/wait operations of a lock must be annotated

Implementing Lock Elision

Transactional operation:

- re-uses infrastructure for Restricted Transactional Memory
- add a buffer for elided locks, similar to store buffer



- XACQUIRE of lock ensures shared/exclusive cache line state with T=1, issues XBEGIN and stores written value in elided lock buffer
- r/w access to a cache line sets T
- like RTM, applying an invalidate message to a cache line with T=1issues XABORT, analogous for *read* message to a *modified* cache line
- a local CPU read from the address of the elided lock accesses the buffer
- on XRELEASE on the same lock. decrement C and, if C=0, clear T flags and elided locks buffer and commit to memory

Transactional Memory: Summary



Transactional memory aims to provide atomic blocks for general code:

- frees the user from deciding how to lock data structures
- compositional way of communicating concurrently
- can be implemented using software (locks, atomic updates) or hardware

Transactional Memory: Summary



Transactional memory aims to provide atomic blocks for general code:

- frees the user from deciding how to lock data structures
- compositional way of communicating concurrently
- can be implemented using software (locks, atomic updates) or hardware

The devil lies in the details:

- semantics of *explicit HTM* and *STM* transactions guite subtle when mixing with non-TM (weak vs. strong isolation)
- single-lock atomicity and transactional sequential consistency semantics
- STM not the right tool to synchronize threads without shared variables
- TM providing opacity (serializability) requires eager conflict detection or lazy version management

Devils in *implicit* HTM:

- RTM requires a fall-back path
- no progress guarantee
- HLE can be implemented in software using RTM

TM in Practice

Tx Stat

Availability of TM Implementations:

• GCC can translate accesses in __transaction_atomic regions into libitm library calls

- the library libitm provides different TM implementations:
 - On systems with TSX, it maps atomic blocks to HTM instructions
 - On systems without TSX and for the fallback path, it resorts to STM
- RTM support slowly introduced to OpenJDK Hotspot monitors

-XX: Use 2 Toy

TM in Practice

Availability of TM Implementations:

- GCC can translate accesses in __transaction_atomic regions into libitm library calls
- the library libitm provides different TM implementations:
 - On systems with TSX, it maps atomic blocks to HTM instructions
 - On systems without TSX and for the fallback path, it resorts to STM
- RTM support slowly introduced to OpenJDK Hotspot monitors

Use of hardware lock elision is limited:

- allows to easily convert existing locks
- pthread locks in glibc use RTM https://lwn.net/Articles/534758/:
 - allows implementation of back-off mechanisms
 - HLE only special case of general lock
- implementing monitors is challenging
 - lock count and thread id may lead to conflicting accesses
 - in pthreads: error conditions often not checked anymore

Outlook

Several other principles exist for concurrent programming:

- non-blocking message passing (the actor model)
 - a program consists of actors that send messages
 - each actor has a gueue of incoming messages
 - messages can be processed and new messages can be sent
 - special filtering of incoming messages
 - example: Erlang, many add-ons to existing languages
- \bigcirc blocking message passing (CSP, π -calculus, join-calculus)
 - ▶ a process sends a message over a channel and blocks until the recipient accepts it
 - \triangleright channels can be send over channels (π -calculus)
 - examples: Occam, Occam-π, Go
- (immediate) priority ceiling
 - declare processes with priority and resources that each process may acquire
 - each resource has the maximum (ceiling) priority of all processes that may
 - ▶ a process' priority at run-time increases to the maximum of the priorities of held resources
 - ▶ the process with the maximum (run-time) priority executes

References





D. Dice, O. Shalev, and N. Shavit.

Transactional Locking II.

In Distributed Coputing, LNCS, pages 194-208. Springer, Sept. 2006.

T. Harris, J. Larus, and R. Rajwar.

Transactional memory, 2nd edition.

Synthesis Lectures on Computer Architecture, 5(1):1–263, 2010.

Online resources on Intel HTM and GCC's STM:

- 1 http://software.intel.com/en-us/blogs/2013/07/25/ fun-with-intel-transactional-synchronization-extensions
- http://www.realworldtech.com/haswell-tm/4/
- 1 http:

//www.open-std.org/jtc1/sc22/wg21/docs/papers/2012/n3341.pdf

Concurrency: Transactions