#### Script generated by TTT

Title: Petter: Programmiersprachen (04.11.2013)

Date: Mon Nov 04 14:16:02 CET 2013

Duration: 91:55 min

Pages: 67

# **MESI Example (I)**



| Thread B                          |    |     |
|-----------------------------------|----|-----|
|                                   |    |     |
| <b>while</b> (b == <b>0</b> ) {}; | // | В.1 |
| assert (a $==$ 1);                | // | В.2 |

| state-  | CP  | ΙΛ Ι                    |     | PUB    RAM                      |    |    | mossaga                         |  |
|---------|-----|-------------------------|-----|---------------------------------|----|----|---------------------------------|--|
| - 10111 | CF  | •                       | Ur. |                                 | 11 |    | message                         |  |
| ment    | а   | b                       | а   | b                               | a  | b  |                                 |  |
| A.1     | -   | - 1                     | - I | - I                             | 0  | 0  | read invalidate of a from CPU A |  |
| '       | -   | -     -     -     0   0 | 0   | invalidate ack, of a from CPU B |    |    |                                 |  |
|         | -   | - 1                     | -1  | - I                             | 0  | 0  | read response of a=0 from RAM   |  |
| B.1     | 1 M | - 1                     | -1  | - 1                             | 0  | 0  |                                 |  |
| 1 7     | 1 M | - 1                     | -1  | - I                             | 0  | 0  | read response with b=0 from RAM |  |
| B.1     | 1 M | - 1                     | - I | ΔE                              | 0_ | 0_ |                                 |  |
| A.2     | 1 M | - 1                     | -1  | 0 E                             | 0  | 0  | read invalidate of b from CPU A |  |
| 7.2     | 1 M | - 1                     | -1  | 0 E                             | 0  | 0  | invalidate ack. of b from CPU B |  |
|         | 1 M | - I                     | -1  | - I                             | 0  | 0  | read response of b=0 from CPU E |  |
|         | 1 M | 1 M                     | -1  | - 1                             | 0  | 0  |                                 |  |

## The MESI Protocol: Messages



Moving data between caches is coordinated by sending messages [McKenny(2010)]:

- Read: sent if CPU needs to read from an address
- Read Response: response to a read message, carries the data at the requested address
- Invalidate: asks others to evict a cache line
- Invalidate Acknowledge: reply indicating that an address has been evicted
- Read Invalidate: like Read + Invalidate (also called "read with intend to modify")
- Writeback: info on what data has been sent to main memory

Additional *store* and *read* messages are transmitted to main memory.

Memory Consistency


The MESI Protoco

20 / 4

## **MESI Example: Happened Before Model**

. . .

*Idea:* each cache line one process, A caches b=0 as E, B caches a=0 as E





#### Observations:


- each memory access must complete before executing next instruction


   → add edge
- second execution of test b==0 stays within cache  $\leadsto$  no traffic

emory Consistency The MESI Protocol










#### **Store Buffers**


Goal: continue execution after cache-miss write operation



- put each write into a store buffer and trigger fetching of cache line
- once a cache line has arrived, apply relevant writes
  - ► store buffer is a *queue*

## **Store Buffers**

Goal: continue execution after cache-miss write operation



- put each write into a store buffer and trigger fetching of cache line
- once a cache line has arrived, apply relevant writes
  - ► store buffer is a *queue*
  - two writes to the same location are not merged

Memory Consistency

Out-of-Order Execution of Stores

-- - - -


Memory Consistency

Out-of-Order Execution of Stores

27 / 46

#### **Store Buffers**


Goal: continue execution after cache-miss write operation



- put each write into a store buffer and trigger fetching of cache line
- once a cache line has arrived, apply relevant writes
  - ▶ store buffer is a *queue*
  - two writes to the same location are not merged
- sequential consistency per CPU is violated unless

#### **Store Buffers**

Goal: continue execution after cache-miss write operation



- put each write into a store buffer and trigger fetching of cache line
- once a cache line has arrived, apply relevant writes
  - store buffer is a queue
  - two writes to the same location are not merged
- sequential consistency per CPU is violated unless
  - each read checks store buffer before cache

**Memory Consistency** 

Out-of-Order Execution of Stores

27 / 46


Memory Consistency

ut-of-Order Execution of Stores

-- - -

### **Store Buffers**

Goal: continue execution after cache-miss write operation



- put each write into a store buffer and trigger fetching of cache line
- once a cache line has arrived, apply relevant writes
  - ► store buffer is a *queue*
  - two writes to the same location are not merged
- sequential consistency per CPU is violated unless
  - each read checks store buffer before cache
  - on hit, return the youngest value that is waiting to be written

**Memory Consistency** 

Out-of-Order Execution of Stores

27 / 46


## **Happened-Before Model for Store Buffers**






Thread A

a = 1;b = 1;



Assume cache A contains: a: S0, b: E0, cache B contains: a: S0, b: I



# **Explicit Synchronization: Write Barrier**



Overtaking of messages is desirable and should not be prohibited in general.

 store buffers render programs incorrect that assume sequential consistency between different CPUs

# **Explicit Synchronization: Write Barrier**



Overtaking of messages is desirable and should not be prohibited in general.

- store buffers render programs incorrect that assume sequential consistency between different CPUs
- whenever two stores in one CPU must appear in sequence at a different CPU, an explicit write barrier has to be inserted

#### **Explicit Synchronization: Write Barrier**



**Explicit Synchronization: Write Barrier** 

consistency between different CPUs

CPU, an explicit write barrier has to be inserted

Intel x86 CPUs provide the sfence instruction



Overtaking of messages is desirable and should not be prohibited in general.

- store buffers render programs incorrect that assume sequential consistency between different CPUs
- whenever two stores in one CPU must appear in sequence at a different CPU, an explicit *write barrier* has to be inserted
- Intel x86 CPUs provide the sfence instruction

Consistency Out-of-Order Execution of Stores

20 / 46

Memory Consistency

Out-of-Order Execution of Store

Overtaking of messages is desirable and should not be prohibited in general.

• whenever two stores in one CPU must appear in sequence at a different

store buffers render programs incorrect that assume sequential

• a write barrier marks all current store operations in the store buffer

29 / 46

## **Explicit Synchronization: Write Barrier**



Overtaking of messages is desirable and should not be prohibited in general.

- store buffers render programs incorrect that assume sequential consistency between different CPUs
- whenever two stores in one CPU must appear in sequence at a different CPU, an explicit write barrier has to be inserted
- Intel x86 CPUs provide the sfence instruction
- a write barrier marks all current store operations in the store buffer
- the next store operation is only executed when all marked stores in the buffer have completed

# **Explicit Synchronization: Write Barrier**



Overtaking of messages *is desirable* and should not be prohibited in general.

- store buffers render programs incorrect that assume sequential consistency between different CPUs
- whenever two stores in one CPU must appear in sequence at a different CPU, an explicit write barrier has to be inserted
- Intel x86 CPUs provide the sfence instruction
- a write barrier marks all current store operations in the store buffer
- the next store operation is only executed when all marked stores in the buffer have completed
- a write barrier after each write gives sequentially consistent CPU behavior (and is as slow as a CPU without store buffer)

Memory Consistency Out-of-Order Execution of Stores 29 / 46 Memory Consistency Out-of-Order Execution of Stores 29 /

## **Explicit Synchronization: Write Barrier**



Overtaking of messages is desirable and should not be prohibited in general.

- stere buffers render programs incorrect that assume sequential consistency between different CPUs
- whenever two stores in one CPU must appear in sequence at a different CPU, an explicit write barrier has to be inserted
- Intel x86 CPUs provide the sfence instruction
- a write barrier marks all current store operations in the store buffer
- the next store operation is only executed when all marked stores in the buffer have completed
- a write barrier after each write gives sequentially consistent CPU behavior (and is as slow as a CPU without store buffer)

→ use (write) barriers only when necessary



91

Out-of-Order Executio

51

#### **Invalidate Queue**

Invalidation of cache lines is costly:

• all CPUs in the system need to send an acknowledge

. . . . .

Out-of-Order Execution of Load


31/40

#### **Invalidate Queue**

Invalidation of cache lines is costly:

- all CPUs in the system need to send an acknowledge
- invalidating a cache line competes with CPU accesses

## **Invalidate Queue**



- all CPUs in the system need to send an acknowledge
- invalidating a cache line competes with CPU accesses
- a cache-intense computation can fill up store buffers in other CPUs



Memory Consistency

Out-of-Order Execution of Loads

1 / 46

Memory Consistency


ut-of-Order Execution of Loads

31 / 46

#### **Invalidate Queue**

Invalidation of cache lines is costly:

- all CPUs in the system need to send an acknowledge
- invalidating a cache line competes with CPU accesses
- a cache-intense computation can fill up store buffers in other CPUs




immediately acknowledge an invalidation and apply them later

Out-of-Order Execution of Loads

# **Invalidate Queue**

Invalidation of cache lines is costly:

- all CPUs in the system need to send an acknowledge
- invalidating a cache line competes with CPU accesses
- a cache-intense computation can fill up store buffers in other CPUs




- wimmediately acknowledge an invalidation and apply them later
  - put each invalidate message into an invalidate queue

#### **Invalidate Queue**

Invalidation of cache lines is costly:

- all CPUs in the system need to send an acknowledge
- invalidating a cache line competes with CPU accesses
- a cache-intense computation can fill up store buffers in other CPUs




- → immediately acknowledge an invalidation and apply them later
  - put each invalidate message into an invalidate queue
  - if a MESI message needs to be sent regarding a cache line in the invalidate queue then wait until the line is invalidated

#### **Invalidate Queue**

Invalidation of cache lines is costly:

- all CPUs in the system need to send an acknowledge
- invalidating a cache line competes with CPU accesses
- a cache-intense computation can fill up store buffers in other CPUs



- → immediately acknowledge an invalidation and apply them later
  - put each invalidate message into an invalidate queue
  - if a MESI message needs to be sent regarding a cache line in the invalidate queue then wait until the line is invalidated
  - local read and writes do not consult the invalidate queue

Memory Consistency

t-of-Order Execution of Loads


ry Consistency Out-of-Orde

31 / 46

#### **Invalidate Queue**

Invalidation of cache lines is costly:

- all CPUs in the system need to send an acknowledge
- invalidating a cache line competes with CPU accesses
- a cache-intense computation can fill up store buffers in other CPU



- wimmediately acknowledge an invalidation and apply them later
  - put each invalidate message into an invalidate queue
  - if a MESI message needs to be sent regarding a cache line in the invalidate queue then wait until the line is invalidated
  - local read and writes do not consult the invalidate queue
  - What about sequential consistency?

ry Consistency Out-of-Order Execution of Loads

31 / 46

## **Explicit Synchronization: Read Barriers**



Read accesses do not consult the invalidate queue.

might read an out-of-date value

Memory Consistency

Out-of-Order Execution of Load

22 / 46

## **Explicit Synchronization: Read Barriers**



Read accesses do not consult the invalidate queue.

- might read an out-of-date value
- need a way to establish sequential consistency between writes of other processors and local reads

# **Explicit Synchronization: Read Barriers**



Read accesses do not consult the invalidate queue.

- might read an out-of-date value
- need a way to establish sequential consistency between writes of other processors and local reads
- insert an explicit read barrier before the read access

emory Consistency Out-of-Order Execution of Loads 33 / 46 Memory Consistency Out-of-Order Execution of Loads 33 / 46

#### **Explicit Synchronization: Read Barriers**



**Explicit Synchronization: Read Barriers** 



Read accesses do not consult the invalidate queue.

- might read an out-of-date value
- need a way to establish sequential consistency between writes of other processors and local reads
- insert an explicit read barrier before the read access
- Intel x86 CPUs provide the lfence instruction

insert an explicit *read barrier* before the read access
 Intel x86 CPUs provide the lfence instruction

Read accesses do not consult the invalidate queue.

might read an out-of-date value

processors and local reads

- a read barrier marks all entries in the invalidate queue
- the next read operation is only executed once all marked invalidations have completed

• need a way to establish sequential consistency between writes of other

Memory Consistency

Out-of-Order Execution of Loads

22 / 46

istency

Out-of-Order Execution of Lo

22 / 46

## **Explicit Synchronization: Read Barriers**



Read accesses do not consult the invalidate queue.

- might read an out-of-date value
- need a way to establish sequential consistency between writes of other processors and local reads
- insert an explicit *read barrier* before the read access
- Intel x86 CPUs provide the lfence instruction
- a read barrier marks all entries in the invalidate queue
- the next read operation is only executed once all marked invalidations have completed
- a read barrier *before* each read gives sequentially consistent read behavior (and is as slow as a system without invalidate queue)

## **Explicit Synchronization: Read Barriers**



Read accesses do not consult the invalidate queue.


- might read an out-of-date value
- need a way to establish sequential consistency between writes of other processors and local reads
- insert an explicit *read barrier* before the read access
- Intel x86 CPUs provide the lfence instruction
- a read barrier marks all entries in the invalidate queue
- the next read operation is only executed once all marked invalidations have completed
- a read barrier before each read gives sequentially consistent read behavior (and is as slow as a system without invalidate queue)


→ match each write barrier in one process with a read barrier in another process

demony Consistency Out-of-Order Execution of Loads 33 / 46 Memory Consistency Out-of-Order Execution of Loads 33 / 46

## **Happened-Before Model for Read Fences**







and the state of state Execution of Education of

# **Summary: Weakly-Ordered Memory Models**



Modern CPUs use a weakly-ordered memory model:

• reads and writes are not synchronized unless requested by the user

Memory Consistency

Out-of-Order Execution of Load

25 / 46

# **Summary: Weakly-Ordered Memory Models**



Modern CPUs use a weakly-ordered memory model:

- reads and writes are not synchronized unless requested by the user
- many kinds of memory barriers exist with subtle differences

# **Summary: Weakly-Ordered Memory Models**



Modern CPUs use a weakly-ordered memory model:

- reads and writes are not synchronized unless requested by the user
- many kinds of memory barriers exist with subtle differences
- most systems provide on barrier that is both, read and write (e.g. mfence on x86)

Memory Consistency Out-of-Order Execution of Loads 35 / 46 Memory Consistency Out-of-Order Execution of Loads 35 /

## **Summary: Weakly-Ordered Memory Models**



Modern CPUs use a weakly-ordered memory model:

- reads and writes are not synchronized unless requested by the user
- many kinds of memory barriers exist with subtle differences
- most systems provide on barrier that is both, read and write (e.g. mfence on x86)
- ahead-of-time imperative languages can use memory barriers, but compiler optimizations may render programs incorrect

## **Summary: Weakly-Ordered Memory Models**



Modern CPUs use a weakly-ordered memory model:

- reads and writes are not synchronized unless requested by the user
- many kinds of memory barriers exist with subtle differences
- most systems provide on barrier that is both, read and write (e.g. mfence on x86)
- ahead-of-time imperative languages can use memory barriers, but compiler optimizations may render programs incorrect
- use the volatile keyword in C/C++


## **Summary: Weakly-Ordered Memory Models**



Modern CPUs use a weakly-ordered memory model:

- reads and writes are not synchronized unless requested by the user
- many kinds of memory barriers exist with subtle differences
- most systems provide on barrier that is both, read and write (e.g. mfence on x86)
- ahead-of-time imperative languages can use memory barriers, but compiler optimizations may render programs incorrect
- use the volatile keyword in C/C++
- in the latest C++ standard, an access to a volatile variable will automatically insert a memory barrier
- otherwise, inline assembler has to be used
- → memory barriers are the "lowest-level" of synchronization

(PU A x=1 · annt(x==1) annt(y==0)



## **Summary: Weakly-Ordered Memory Models**



Modern CPUs use a weakly-ordered memory model:

- reads and writes are not synchronized unless requested by the user
- many kinds of memory barriers exist with subtle differences most systems provide on barrier that (s both, read and write (e.g. mfence on<u>x</u>86)
- ahead-of-time imperative languages can use memory barriers, but compiler optimizations may render programs incorrect
- use the volatile keyword in C/C++
- in the latest C++ standard, an access to a volatile variable will automatically insert a memory barrier
- otherwise, inline assembler has to be used
- → memory barriers are the "lowest-level" of synchronization

Out-of-Order Execution of Loads

#### The Idea Behind Dekker

Communication via three variables:

- flag[i]=true process  $P_i$  wants to enter its critical section
- turn=i process  $P_i$  has priority when both want to enter

```
(P):
flag[0] = true;
while (flag[1] == true)
  if (turn != 0) {
     flag[0] = false;
     while (turn != 0) {
       // busy wait
     flag[0] = true;
```

In process  $P_i$ :

• if  $P_{1-i}$  does not want to enter, proceed immediately to the critical section

turn =  $\overline{1}$ ; flag[0] = false;

<u>// critical section</u>

#### The Idea Behind Dekker



- flag[i]=true process  $P_i$  wants to enter its critical section
- turn=i process  $P_i$  has priority when both want to enter

```
P0:
flaq[0] = true;
while (flag[1] == true)
 if (turn != 0) {
    flag[0] = false;
    while (turn != 0) {
       // busy wait
     flag[0] = true;
// critical section
turn = 1;
flag[0] = false;
```

In process  $P_i$ :

- if  $P_{1-i}$  does not want to enter, proceed immediately to the critical section
- \( \sim \) flag[i] is a lock and may be implemented as such

### The Idea Behind Dekker

Communication via three variables:

- flag[i]=true process  $P_i$  wants to enter its critical section
- turn=i process  $P_i$  has priority when both want to enter

```
P0:
flag[0] = true;
while (flag[1] == true)
 if (turn != 0) {
     flag[0] = false;
     while (turn != 0) {
       // busy wait
     flag[0] = true;
// critical section
turn = 1;
flag[0] = false;
```

In process  $P_i$ :

- if  $P_{1-i}$  does not want to enter, proceed immediately to the critical section
- \( \tag \) flag [i] is a lock and may be implemented as such
- if  $P_{1-i}$  also wants to enter, wait for turn to be set to i

#### The Idea Behind Dekker

Communication via three variables:

- flag[i]=true process  $P_i$  wants to enter its critical section
- turn=i process  $P_i$  has priority when both want to enter

```
P0:
flag[0] = true;
while (flag[1] == true)
   if (turn != 0) {
      flag[0] = false;
      while (turn != 0) {
            // busy wait
      }
      flag[0] = true;
   }
// critical section
turn = 1;
flag[0] = false;
```

In process  $P_i$ :

- if P<sub>1-i</sub> does not want to enter, proceed immediately to the critical section
- ~ flag[i] is a lock and may be implemented as such
- if P<sub>1-i</sub> also wants to enter, wait for turn to be set to i
- while waiting for turn, reset
   flag[i] to enable P<sub>1-i</sub> to progress
- algorithm only works for two processes

Memory Consistency

he Dekker Algorithm

27 / 4/

#### A Note on Dekker's Algorithm



Dekker's algorithm has the three desirable properties:

- ensure mutual exclusion: at most one process executes the critical section
- deadlock free: the process will never wait for each other
- free of starvation: if a process wants to enter, it eventually will

mory Consistency The Dekker Algorithm

## A Note on Dekker's Algorithm



Dekker's algorithm has the three desirable properties:

- ensure mutual exclusion: at most one process executes the critical section
- deadlock free: the process will never wait for each other
- free of starvation: if a process wants to enter, it eventually will

applications for Dekker: implement a (map fold) operation concurrently



# A Note on Dekker's Algorithm



Dekker's algorithm has the three desirable properties:

- ensure mutual exclusion: at most one process executes the critical section
- deadlock free: the process will never wait for each other
- free of starvation: if a process wants to enter, it eventually will

applications for Dekker: implement a (map o fold) operation concurrently

• accumulating a value by performing two operations f and g in sequence

Memory Consistency The Dekker Algorithm 38/46 Memory Consistency The Dekker Algorithm 38/46

#### A Note on Dekker's Algorithm



Dekker's algorithm has the three desirable properties:

- ensure mutual exclusion: at most one process executes the critical section
- deadlock free: the process will never wait for each other
- free of starvation: if a process wants to enter, it eventually will

applications for Dekker: implement a (map o fold) operation concurrently

```
T acc = init();
for (int i = 0; i < c; i ++) {
      <T,U> (acc,tmp) = f(acc,i);
      g(tmp, i);
}
```

- accumulating a value by performing two operations f and g in sequence
- the calculation in f of the *i*th iteration depends on iteration i-1
- non-trivial program to parallelize

Memory Consistence

The Dekker Algorithm

20 / 4/

## A Note on Dekker's Algorithm



Dekker's algorithm has the three desirable properties:

- ensure mutual exclusion: at most one process executes the critical section
- deadlock free: the process will never wait for each other
- free of starvation: if a process wants to enter, it eventually will

applications for Dekker: implement a (map o fold) operation concurrently

- accumulating a value by performing two operations f and g in sequence
- the calculation in f of the *i*th iteration depends on iteration i-1
- non-trivial program to parallelize
- idea: use two threads, one for f and one for q

Memory Consistency

The Dekker Algorith

38 / 4

#### **Concurrent Fold**



Create an *n*-place buffer for communication between processes  $P_f$  and  $P_o$ .

```
T acc = init();
Buffer<U> buf = buffer<T>(n); // some locked buffer

Pf:
for (int i = 0; i<c; i++) {
    <T,U> (acc,tmp) = f(acc,i);
    buf.put(tmp);
}
Pg:
for (int i = 0; i<c; i++) {
    T tmp = buf.get();
    g(tmp, i);
}
```

If f and g are similarly expensive, the parallel version might run twice as fast.

#### **Concurrent Fold**



Create an n-place buffer for communication between processes  $P_f$  and  $P_g$ .

```
T acc = init();
Buffer<U> buf = buffer<T>(n); // some locked buffer

Pf:
    for (int i = 0; i < c; i++) {
        <T,U> (acc,tmp) = f(acc,i);
        buf.put(tmp);
}
Pg:
for (int i = 0; i < c; i++) {
            T tmp = buf.get();
            g(tmp, i);
}
```

If f and g are similarly expensive, the parallel version might run twice as fast.

But busy waiting is bad!

- the cores might be idle anyway: no harm done (but: energy efficiency?)
- f can generate more elements while busy waiting

Memory Consistency The De

The Dekker Algorithm

39 / 46

Memory Consistency

The Dekker Algorith

39 / 46

#### **Concurrent Fold**



Create an n-place buffer for communication between processes  $P_f$  and  $P_g$ .

If f and g are similarly expensive, the parallel version might run twice as fast.

But busy waiting is bad!

- the cores might be idle anyway: no harm done (but: energy efficiency?)
- f can generate more elements while busy waiting
- ullet g might remove items in advance, thereby keeping busy if f is slow

Memory Consistency

The Dekker Algorithm

20 / 4/

## **Generalization to** $fold \circ fold$



Observation: g might also manipulate a state, just like f.

- → stream processing
- general setup in signal/data processing
- data is manipulated in several stages
- each stage has an internal state
- an item completed in one stage is passed on to the next stage

Use of Dekker's algorithm:


• could be used to pass information between stages

Memory Consistency

The Dekker Algorith

40 / 4

#### **Generalization to** $fold \circ fold$




- → stream processing
- general setup in signal/data processing
- data is manipulated in several stages
- each stage has an internal state
- an item completed in one stage is passed on to the next stage

Use of Dekker's algorithm:

- could be used to pass information between stages
- but: fairness of algorithm is superfluous

## **Generalization to** $fold \circ fold$



- stream processing
- general setup in signal/data processing
- data is manipulated in several stages
- each stage has an internal state
- an item completed in one stage is passed on to the next stage

Use of Dekker's algorithm:

- could be used to pass information between stages
- but: fairness of algorithm is superfluous
  - producer does not need access if buffer is full
  - consumer does not need access if buffer is empty



The Dekker Algorithm





# **Generalization to** $fold \circ fold$

Observation: g might also manipulate a state, just like f

- → stream processing
- general setup in signal/data processing
- data is manipulated in several stages
- each stage has an internal state
- an item completed in one stage is passed on to the next stage

#### Use of Dekker's algorithm:

- could be used to pass information between stages
- but: fairness of algorithm is superfluous
  - producer does not need access if buffer is full
  - consumer does not need access if buffer is empty
- Specialize algorithm?

# **Dekker's Algorithm and Weakly-Ordered**



Problem: Dekker's algorithm requires sequentially consistency. Idea: insert memory barriers between all variables common to both threads.

```
P0:
flag[0] = true;
sfence();
while (lfence(), flag[1] == true)
  if (lfence(), turn != 0) {
     flag[0] = false;
     sfence();
     while (lfence(), turn != 0) {
       // busy wait
     flag[0] = true;
     sfence();
// critical section
turn = 1;
sfence();
flag[0] = false;
```

insert a read memory barrier lfence() in front of every write to common variables

# **Generalization to** $fold \circ fold$

Observation: g might also manipulate a state, just like f.

- → stream processing
- general setup in signal/data processing
- data is manipulated in several stages
- each stage has an internal state
- an item completed in one stage is passed on to the next stage

#### Use of Dekker's algorithm:

- could be used to pass information between stages
- but: fairness of algorithm is superfluous
  - producer does not need access if buffer is full
  - consumer does not need access if buffer is empty
- Specialize algorithm?

## A Note on Dekker's Algorithm

Dekker's algorithm has the three desirable properties:

- ensure mutual exclusion: at most one process executes the critical section
- deadlock free: the process will never wait for each other



## **Dekker's Algorithm and Weakly-Ordered**



Problem: Dekker's algorithm requires sequentially consistency. Idea: insert memory barriers between all variables common to both threads.

```
P0:
flag[0] = true;
sfence();
while (lfence(), flag[1] == true)
   if (lfence(), turn != 0) {
      flag[0] = false;
      sfence();
      while (lfence(), turn != 0) {
            // busy wait
      }
      flag[0] = true;
      sfence();
}
// critical section
turn = 1;
sfence();
flag[0] = false;
```

- insert a read memory barrier lfence() in front of every write to common variables
- insert a write memory barrier sfence() after writing a variable that is read in the other thread

Memory Consistency

The Dekker Algorithm

44 / 46

#### **Discussion**

Memory barriers lie at the lowest level of synchronization primitives.



Memory Consistency Wrapping Up 42/46

#### **Discussion**



Memory barriers lie at the lowest level of synchronization primitives. Where are they useful?

- when several processes implement an automaton and . . .
- synchronization means coordinating transitions of these automata

## **Discussion**



Memory barriers lie at the lowest level of synchronization primitives. Where are they useful?

- when several processes implement an automaton and ...
- synchronization means coordinating transitions of these automata
- when blocking should not de-schedule threads
- often used in operating systems

Why might they not be appropriate?

Memory Consistency Wrapping Up 42/46 Memory Consistency Wrapping Up 42/4