Script generated by TTT

Title: Petter: Programmiersprachen (21.10.2013)

Date: Mon Oct 21 14:24:40 CEST 2013

Duration: 76:47 min

Pages: 75

Need for Concurrency

Consider two processors:

- in 1997 the *Pentium P55C* had 4.5M transistors
- in 2006 the Itanium 2 had 1700M transistors
- → Intel could have built a processor with 256 Pentium cores in 2006



TECHNISCHE UNIVERSITÄT MÜNCHEN FAKULTÄT FÜR INFORMATIK



Programming Languages

Concurrency: Memory Consistency

Dr. Axel Simon and Dr. Michael Petter Winter term 2013

Memory Consistency

1 / 46

Need for Concurrency



Consider two processors:


- in 1997 the Pentium P55C had 4.5M transistors
- in 2006 the Itanium 2 had 1700M transistors
- \leadsto Intel could have built a processor with 256 Pentium cores in 2006 However:
- most programs are not inherently parallel
 - ▶ ~ parallelizing a program is between difficult and impossible ____
- correctly communicating between different cores is challenging

 - ▶ low-level aspects: locking algorithms must be correct —
 - high-level aspects: program may deadlock
- a program on n cores runs $m \ll n$ times faster
 - ▶ ~ all effort is voided if program runs no faster
 - distributing work load is application specific

nory Consistency Motivation 2/46 Memory Consistency Motivation

The free lunch is over

Single processors cannot be made much faster due to physical limitations.



Source: D. Patterson, UC-Berkeley


Mamany Canaistana

Motivation

3 / 46

The free lunch is over

Single processors cannot be made much faster due to physical limitations.



Source. D. Patterson, OC-berkeley

But Moore's law still holds for the number of transistors:

- they double every 18 months for the foreseeable future
- may translate into doubling the number of cores
- programs have to become parallel

1

onsistency Motivation

Concurrency for the Programmer

How is concurrency exposed in a programming language?

- spawning of new concurrent computations
- 2 communication between threads ——

Concurrency for the Programmer

How is concurrency exposed in a programming language?

- spawning of new concurrent computations
- communication between threads

Communication can happen in many ways:

- communication via shared memory (this lecture) -
- atomic transactions on shared memory
- message passing

Learning Outcomes

- Happened-before Partial Order —
- Sequential Consistency
- The MESI Cache Model ——
- Weak Consistency
- Memory Barriers —

Memory Consistency Motivation 4 / 46

Consistency

. . . .

Communication between Cores





We consider the concurrent execution of these functions:

Thread A	Thread B			
<pre>void foo(void) { a = 1; b = 1; }</pre>	<pre>void bar(void) { while (b == 0) {}; assert(a == 1); }</pre>			

initial state of a and b is 0

Communication between Cores



We consider the concurrent execution of these functions:

Thread A Thread B void foo(void) { void bar(void) { a = 1;while $(b == 0) \{ \};$ b = 1;assert(a == 1);

- initial state of a and b is 0
- A writes a before it writes b

Communication between Cores



We consider the concurrent execution of these functions:

Thread A	Thread B
<pre>void foo(void) {</pre>	<pre>void bar(void) {</pre>
a = 1; b = 1;	<pre>while (b == 0) {}; assert(a == 1);</pre>
}	}

- initial state of a and b is 0
- A writes a before it writes b
- B should see b_go to one before executing the assert statement

Communication between Cores



We consider the concurrent execution of these functions:


```
Thread A
                              Thread B
    void foo(void) {
                                  void bar(void) {
                                    while (b == 0) {};
                                    assert (a == 1);
```

- initial state of a and b is 0
- A writes a before it writes b
- B should see b go to one before executing the assert statement
- the assert statement should always hold
- here the code is correct if the assert holds

--- correctness means: writing a one to a happens before reading a one in b

Strict Consistency

Assuming foo and bar are started on two cores operating in lock-step. Then *one* of the following may happen:




Memory Consistency

Memory Consistency

6 / 46

Strict Consistency

Assuming foo and bar are started on two cores operating in lock-step. Then *one* of the following may happen:



Unrealistic to assume that there is only one order between memory accesses:

- each conditional (and loop iteration) doubles the number of possible lock-step executions
- processors use caches → lock-step assumption is violated since cache behavior depends on data


Memory Consistency

Memory Consistent

6 / 46

Strict Consistency

Assuming foo and bar are started on two cores operating in lock-step. Then *one* of the following may happen:



Unrealistic to assume that there is only one order between memory accesses:

- each conditional (and loop iteration) doubles the number of possible lock-step executions
- processors use caches → lock-step assumption is violated since cache behavior depends on data
- → strict consistency is too strong to be realistic
- → state correctness in terms of what event may happen before another one

Events in a Distributed System

A process as a series of events [Lamport(1978)]: Given a distributed system of processes P, \ldots , each process P consists of events p_1, p_2, \ldots

Memory Consistency Happened-Before Relation 7 / 46


Memory Consisten

Memory Consistency

Events in a Distributed System



A process as a series of events [Lamport(1978)]: Given a distributed system of processes P, \ldots , each process P consists of events p_1, p_2, \ldots Example:



• event p_i in process P happened before p_{i+1}

Memory Consistency


Happened-Before Relation

7/40

Events in a Distributed System



A process as a series of events [Lamport(1978)]: Given a distributed system of processes P, \ldots , each process P consists of events p_1, p_2, \ldots Example:



- event p_i in process P happened before p_{i+1}
- if p_i is an event that sends a message to Q then there is some event q_j in Q that receives this message and p_i happened before q_j

Memory Consistency

lappened-Before Relation

7 / 46

Wand Law (I)



Events in time are like power of wands:

Wand Law (I)



Events in time are like power of wands:








emory Consistency Happened-Before Relation

Memory Consistency

lappened-Before Relation









The Happened-Before Relation



The Happened-Before Relation



Definition

If an event p happened before an event q then $p \rightarrow q$.

Observe:

 \bullet \rightarrow is partial (neither $p \rightarrow q$ or $q \rightarrow p$ may hold)

Definition

If an event *p* happened before an event *q* then $p \rightarrow q$.

Observe:

- \bullet \rightarrow is partial (neither $p \rightarrow q$ or $q \rightarrow p$ may hold)
- \rightarrow is irreflexive $(p \rightarrow p \text{ never holds})$
- \bullet is transitive $(p \rightarrow q \land q \rightarrow r \text{ then } p \rightarrow r)$

Memory Consistency

Happened-Before Relation

10 / 46

Memory Consistency

Happened-Refore Relation

10 / 46

The Happened-Before Relation



Definition

If an event p happened before an event q then $p \rightarrow q$.

Observe:

- \rightarrow is partial (neither $p \rightarrow q$ or $q \rightarrow p$ may hold)
- $\bullet \rightarrow$ is irreflexive $(p \rightarrow p \text{ never holds})$
- \bullet \rightarrow is transitive $(p \rightarrow q \land q \rightarrow r \text{ then } p \rightarrow r)$
- $\bullet \ \to \text{ is asymmetric (if } p \mathop{\rightarrow} q \text{ then } \neg (q \mathop{\rightarrow} p))$

The Happened-Before Relation



Definition

If an event *p* happened before an event *q* then $p \rightarrow q$.

Observe:

- $\bullet \rightarrow$ is partial (neither $p \rightarrow q$ or $q \rightarrow p$ may hold)
- \bullet \rightarrow is irreflexive $(p \rightarrow p \text{ never holds})$
- \bullet is transitive $(p \rightarrow q \land q \rightarrow r \text{ then } p \rightarrow r)$
- $\bullet \to \text{is asymmetric (if } p \to q \text{ then } \neg (q \to p))$
- \rightsquigarrow the \rightarrow relation is a *strict partial order*

Note: a strict partial order \prec differs from a (non-strict) partial order \preceq due to:


non-strict partial order		
reflexive $p \leq p$		
antisymmetric		
$p \leq q \land q \leq p \text{ implies } p = q$		

Concurrency

Let $a \not\rightarrow b$ abbreviate $\neg (a \rightarrow b)$.

Definition

Two distinct events p and q are said to be *concurrent* if $p \not\rightarrow q$ and $q \not\rightarrow p$.



• $p_1 \rightarrow r_4$ in the example

Memory Consistency

Happened-Before Relation


11 / 46

Concurrency

Let $a \not\rightarrow b$ abbreviate $\neg (a \rightarrow b)$.

Definition

Two distinct events p and q are said to be *concurrent* if $p \not\to q$ and $q \not\to p$.




- $p_1 \rightarrow r_4$ in the example
- p_3 and q_3 are, in fact, concurrent since $p_3 \not\rightarrow q_3$ and $q_3 \not\rightarrow p_3$

Memory Consistency

lappened-Before Relation

11 / 4

Ordering



Definition (Clock Condition)

C satisfies the ${\it clock \ condition}$ if for any events $p \to q$ then C(p) < C(q).

Ordering

Let C be a *logical clock* that assigns a time-stamp C(p) to each event p.

Definition (Clock Condition)

C satisfies the *clock condition* if for any events $p \rightarrow q$ then C(p) < C(q).

For a distributes system the clock condition holds iff:

- if p_i and p_j are events of and $p_i \rightarrow p_j$ then $C(p_i) < C(p_j)$
- ② if p is the sending of a message by process P and q is the reception of this message by process Q then C(p) < C(q)

Memory Consistency

Happened-Before Relation

12 / 46

Memory Consistency

appened-Refore Relation

Ordering

Let C be a *logical clock* that assigns a time-stamp C(p) to each event p.

Definition (Clock Condition)

C satisfies the *clock condition* if for any events $p \rightarrow q$ then C(p) < C(q).

For a distributes system the *clock condition* holds iff:

- if p_i and p_j are events of P and $p_i \rightarrow p_j$ then $C(p_i) < C(p_j)$
- ② if p is the sending of a message by process P and q is the reception of this message by process Q then C(p) < C(q)

 \leadsto a logical clock C that satisfies the clock condition describes a <u>total order</u> a < b (with C(a) < C(b)) that is compatible with the <u>strict partial order</u> \to

Memory Consistency

Happened-Before Relation

12 / 46

Ordering



Let C be a *logical clock* that assigns a time-stamp C(p) to each event p.

Definition (Clock Condition)

C satisfies the *clock condition* if for any events $p \rightarrow q$ then C(p) < C(q).

For a distributes system the *clock condition* holds iff:

- lacktriangle if p_i and p_j are events of P and $p_i \rightarrow p_j$ then $C(p_i) < C(p_j)$
- ② if p is the sending of a message by process P and q is the reception of this message by process Q then C(p) < C(q)

 \leadsto a logical clock C that satisfies the clock condition describes a *total order* a < b (with C(a) < C(b)) that is compatible with the strict partial order \to

The *set* of *C* that satisfy the clock condition are exactly the *set* of executions possible in the system.

 \leadsto use the process model and \Longrightarrow to define better consistency model

Memory Consistency


Happened-Before Relation

12 / 46

Defining C Satisfying the Clock Condition



Given:



Summary



We can model concurrency using processes and events:

- there is a happened-before relation between the events of each process
- there is a happened-before relation between communicating events
- happened-before is a strict partial order
- a clock is a total strict order that embeds the happened-before partial order

pry Consistency Happened-Refore Relation 13 / 46

v Consistency Happened-Refo

Moving Away from Strong Consistency



Idea: use process diagrams to model more relaxed memory models.

Given a path through each of the threads of a program:

- consider the actions of each thread as events of a process
- use more processes to model memory
 - here: one process per variable in memory
- --- concisely represent *some* interleavings

Definition: Sequential Consistency



Definition (Sequential Consistency Condition for Multi-Processors)

The result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in this sequence in the order specified by its program.

Definition: Sequential Consistency



Definition (Sequential Consistency Condition for Multi-Processors)

The result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in this sequence in the order specified by its program.

Given a result of a program with *n* threads on a SC system,

Definition: Sequential Consistency



Definition (Sequential Consistency Condition for Multi-Processors)

The result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in this sequence in the order specified by its program.

Given a result of a program with n threads on a SC system,

 \bullet with operations p_0^1, p_1^1, \ldots and p_0^2, p_1^2, \ldots and $\ldots p_0^n, p_1^n, \ldots$

Definition: Sequential Consistency



Definition (Sequential Consistency Condition for Multi-Processors)

The result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in this sequence in the order specified by its program.

Given a result of a program with n threads on a SC system,

- with operations p_0^1, p_1^1, \ldots and p_0^2, p_1^2, \ldots and p_0^n, p_1^n, \ldots
- 1 there exists a total order $\exists C . C(p_i^j) < C(p_k^l)$ for all i, j, k, l ...
- **3** where i = l implies i < k, such that this execution has the same result.

Definition: Sequential Consistency



Definition (Sequential Consistency Condition for Multi-Processors)

The result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in this sequence in the order specified by its program.

Given a result of a program with n threads on a SC system.

- \bullet with operations p_0^1, p_1^1, \ldots and p_0^2, p_1^2, \ldots and $\ldots p_0^n, p_1^n, \ldots$
- **1** there exists a total order $\exists C . C(p_i^j) < C(p_k^l)$ for all i, j, k, l ...
- **3** where i = l implies i < k, such that this execution has the same result. Idea for showing that a system is *not* sequentially consistent:

Definition: Sequential Consistency



Definition (Sequential Consistency Condition for Multi-Processors)

The result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in this sequence in the order specified by its program.

Given a result of a program with n threads on a SC system,

- \bullet with operations p_0^1, p_1^1, \ldots and p_0^2, p_1^2, \ldots and $\ldots p_0^n, p_1^n, \ldots$
- 1 there exists a total order $\exists C . C(p_i^l) < C(p_k^l)$ for all i, j, k, l ...
- **3** where j = l implies i < k, such that this execution has the same result.

Idea for showing that a system is *not* sequentially consistent:

• pick a result obtained from a program run on a SC system

Definition: Sequential Consistency



Definition (Sequential Consistency Condition for Multi-Processors)

The result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in this sequence in the order specified by its program.

Given a result of a program with n threads on a SC system,

- \bullet with operations p_0^1, p_1^1, \ldots and p_0^2, p_1^2, \ldots and $\ldots p_0^n, p_1^n, \ldots$
- 1 there exists a total order $\exists C \cdot C(p_i^j) < C(p_k^l)$ for all $i, j, k, l \dots$
- **3** where j = l implies i < k, such that this execution has the same result.

Idea for showing that a system is *not* sequentially consistent:

- pick a result obtained from a program run on a SC system
- pick an execution and a total ordering of all operations

Definition: Sequential Consistency



Definition (Sequential Consistency Condition for Multi-Processors)

The result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in this sequence in the order specified by its program.

Given a result of a program with n threads on a SC system,

- lacktriangledown with operations p_0^1, p_1^1, \ldots and p_0^2, p_1^2, \ldots and p_0^n, p_1^n, \ldots
- ② there exists a total order $\exists C . C(p_i^j) < C(p_k^l)$ for all i, j, k, l ...
- lacktriangledown where j=l implies i < k, such that this execution has the same result.

Idea for showing that a system is *not* sequentially consistent:

- pick a result obtained from a program run on a SC system
- pick an execution and a total ordering of all operations
- add extra processes to model other system components

Memory Consistency

Sequential Consistence

40 / 40

Definition: Sequential Consistency



Definition (Sequential Consistency Condition for Multi-Processors)

The result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in this sequence in the order specified by its program.

Given a result of a program with n threads on a SC system,

- \bullet with operations p_0^1, p_1^1, \ldots and p_0^2, p_1^2, \ldots and $\ldots p_0^n, p_1^n, \ldots$
- ullet there exists a total order $\exists C \,.\, C(p_i^j) < C(p_k^l)$ for all $i,j,k,l\dots$
- **1** where j = l implies i < k, such that this execution has the same result.

Idea for showing that a system is *not* sequentially consistent:

- pick a result obtained from a program run on a SC system
- pick an execution and a total ordering of all operations •
- add extra processes to model other system components
- the original order ② becomes a partial order ____

Sequential Consist

16 / 46

Definition: Sequential Consistency



Definition (Sequential Consistency Condition for Multi-Processors)

The result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in this sequence in the order specified by its program.

Given a result of a program with n threads on a SC system,

- \bullet with operations p_0^1, p_1^1, \ldots and p_0^2, p_1^2, \ldots and $\ldots p_0^n, p_1^n, \ldots$
- lacktriangledown there exists a total order $\exists C \,.\, C(p_i^j) < C(p_k^l)$ for all $i,j,k,l\dots$
- **1** where j = l implies i < k, such that this execution has the same result.

Idea for showing that a system is *not* sequentially consistent:

- pick a result obtained from a program run on a SC system
- pick an execution and a total ordering of all operations
- add extra processes to model other system components
- ullet the original order ullet becomes a partial order ullet
- show that total orderings C' exist for \rightarrow for which the result differ

Weakening the Model




There is no observable change if calculations on different memory locations can happen in parallel.

• idea: model each memory location as a different process

Weakening the Model

There is no observable change if calculations on different memory locations can happen in parallel.

• idea: model each memory location as a different process



Memory Consistency

Sequential Consistency


17 / 46

Weakening the Model



There is no observable change if calculations on different memory locations can happen in parallel.

• idea: model each memory location as a different process



Sequential consistency still obeyed:

• the accesses of foo to a occurs before b

Memory Consistency


equential Consistency

17 / 46

Weakening the Model

There is no observable change if calculations on different memory locations can happen in parallel.

• idea: model each memory location as a different process



Sequential consistency still obeyed:

- the accesses of foo to a occurs before b
- the first two read accesses to b are in parallel to a=1

Benefits of Sequential Consistency



Benefits of the sequential consistency model:

- concisely represent all interleavings that are due to variations in speed
- synchronization using time is uncommon for software
- --- a good model for correct behaviors of concurrent programs
- programs results besides SC results are undesirable (they contain races)

mory Consistency Sequential Consistency 17 / 46 Memory Consistency Sequential Consistency

Benefits of Sequential Consistency



Benefits of the sequential consistency model:

- concisely represent all interleavings that are due to variations in speed
- synchronization using time is uncommon for software
- A good model for correct behaviors of concurrent programs
- ¬¬ programs results besides SC results are undesirable (they contain races)

It is a realistic model for older hardware:

- sequential consistency model suitable for concurrent processors that acquire exclusive access to memory
- processors can speed up computation by using <u>caches</u> and <u>still maintain</u> sequential <u>consistency</u>

Memory Consistency

Sequential Consistency

10 / 40

Benefits of Sequential Consistency



Benefits of the sequential consistency model:

- concisely represent all interleavings that are due to variations in speed
- synchronization using time is uncommon for software
- A good model for correct behaviors of concurrent programs
- programs results besides SC results are undesirable (they contain races)

It is a realistic model for older hardware:

- sequential consistency model suitable for concurrent processors that acquire exclusive access to memory
- processors can speed up computation by using caches and still maintain sequential consistency

Not a realistic model for modern hardware with out-of-order execution:


- what other processors see is determined by complex optimizations to caching
- → need to understand how caches work

Memory Consistency

Sequential Consistence

10 / 40

The MESI Protocol: States



- programs often access the same memory area repeatedly (e.g. stack)
- keeping a local mirror image of certain memory regions requires bookkeeping about who has the latest copy

Each cache line is in one of the states M, E, S, I:




The MESI Protocol: States



- programs often access the same memory area repeatedly (e.g. stack)
- keeping a local mirror image of certain memory regions requires bookkeeping about who has the latest copy

Each cache line is in one of the states M, E, S, I:

it is invalid and is ready for re-use



emory Consistency The MESI Protocol 19 / 46 Memory Consistency The MESI Protocol 19 / 46

The MESI Protocol: States

Processors (and also: GPUs, intelligent I/O devices) use caches to avoid a costly round-trip to RAM for every memory access.

- programs often access the same memory area repeatedly (e.g. stack)
- keeping a local mirror image of certain memory regions requires bookkeeping about who has the latest copy

Each cache line is in one of the states *M.E.S.I*:

- - of this cache line, it is shared

$M \stackrel{a}{\rightleftharpoons} F$

I: it is invalid and is ready for re-use

S: other caches have an identical copy

The MESI Protocol: States



Processors (and also: GPUs, intelligent I/O devices) use caches to avoid a costly round-trip to RAM for every memory access.

- programs often access the same memory area repeatedly (e.g. stack)
- keeping a local mirror image of certain memory regions requires bookkeeping about who has the latest copy

Each cache line is in one of the states *M.E.S.I*:


- I: it is invalid and is ready for re-use
- S: other caches have an identical copy of this cache line, it is *shared*
- E: the content is in no other cache: it is exclusive to this cache and can be overwritten without consulting other caches

The MESI Protocol: States

Processors (and also: GPUs, intelligent I/O devices) use caches to avoid a costly round-trip to RAM for every memory access.

- programs often access the same memory area repeatedly (e.g. stack)
- keeping a local mirror image of certain memory regions requires bookkeeping about who has the latest copy

Each cache line is in one of the states *M*. *E*. *S*. *I*:





- S: other caches have an identical copy of this cache line, it is shared
- E: the content is in no other cache: it is exclusive to this cache and can be overwritten without consulting other caches
- M: the content is exclusive to this cache and has furthermore been modified

The MESI Protocol: Messages

Moving data between caches is coordinated by sending messages [McKenny(2010)]:

 Read: sent if CPU needs to read from an address








The MESI Protocol: Messages

Moving data between caches is coordinated by sending messages [McKenny(2010)]:

- Read: sent if CPU needs to read from an address
- Read Response: response to a read message, carries the data at the requested address



The MESI Protocol: Messages

Moving data between caches is coordinated by sending messages [McKenny(2010)]:

- Read: sent if CPU needs to read from an address
- Read Response: response to a read message. carries the data at the requested address
- Invalidate: asks others to evict a cache line



The MESI Protocol: Messages


Moving data between caches is coordinated by sending messages [McKenny(2010)]:

- Read: sent if CPU needs to read from an address
- Read Response: response to a read message, carries the data at the requested address
- Invalidate: asks others to evict a cache line
- Invalidate Acknowledge: reply indicating that an address has been evicted




The MESI Protocol: Messages

Moving data between caches is coordinated by sending messages [McKenny(2010)]:



- Read Response: response to a read message, carries the data at the requested address
- Invalidate: asks others to evict a cache line
- Invalidate Acknowledge: reply indicating that an address has been evicted
- Read Invalidate: like Read + Invalidate (also called "read with intend to modify")






The MESI Protocol: Messages

Moving data between caches is coordinated by sending messages [McKenny(2010)]:

- Read: sent if CPU needs to read from an address
- Read Response: response to a read message, carries the data at the requested address
- Invalidate: asks others to evict a cache line
- Invalidate Acknowledge: reply indicating that an address has been evicted
- Read Invalidate: like Read + Invalidate (also called "read with intend to modify")
- Writeback: info on what data has been sent to main memory






The MESI Protocol: Messages

Moving data between caches is coordinated by sending messages [McKenny(2010)]:

- Read: sent if CPU needs to read from an address
- Read Response: response to a read message. carries the data at the requested address
- Invalidate: asks others to evict a cache line
- Invalidate Acknowledge: reply indicating that an address has been evicted






Additional *store* and *read* messages are transmitted to main memory.

MESI Example (I)

Memory Consistency




Thread B while (b == 0) {}; // B.1 // B.2 assert (a == 1);

state-	CP	U A	CF	PU B	RA	١M	message
ment	a	b	а	b	a	b	
A.1	-		-1-		0	0	read invalidate of a from CPU A
	- I - I	-	- I	-	0	0	invalidate ack. of a from CPU B read response of a=0 from RAM
B.1	<u>1 M</u>	- 1	-1	-	0	0	read of b from CPU B
D.4	1 M 1 M	- I - I	- -	I - I 0 0 read response with b=0 I 0 E 0 0	read response with b=0 from RAM		
B.1 A.2	1 M	- 1	-1	0 E	0	0	read invalidate of <u>b</u> from CPU A
	1 M	-	-	0 E	0	0	invalidate ack. of b from CPU B
	(<u>1.W</u>)		-1	-	0	0	read response of b=0 from CPU B
	1 M	M	-	-	0	0	

The MESI Protocol

MESI Example (II)



Thread B while (b == 0) {}; // B.1 assert (a == 1); // B.2

 $M \stackrel{a}{\rightleftharpoons} E$

state-	CP	U A	CP	U (B)	RA	١M	message
ment	a	b	a	Ъ	a	b	
B.1	1 M	1 M	- 1	-	0	0	read of b from CPU B
	1 M	1 M	-	-	0	0	write back of b=1 from CPU A
B.2	1 M	1 S	- 1	1 S	1	0	read of a from CPU B
	1 M	1 S	- 1	18	1	0	write back of a=1 from CPU A
	1 S	<u>1 S</u>	<u>1S</u>	<u>1 S</u>	1	1	with bagit of a=1 from of oral
:	:	:	:	:	:	:	i i
A.1	1 S	1 S	1 S	1 S	1	1	invalidate of a from CPU A
7.1	1 S	1 S	1	1 S	1	1	invalidate ack. of a from CPU B
	1 M	1 S	-	1 S	1	1	mvandate dor. of a from of o'B

MESI Example (I)



Thread A

Thread B

state-	CP	U A	CF	PU B	RA	١M	message
ment	a	b	a	b	a	b	
A.1	-	- 1	-1	-	0	0	read invalidate of a from CPU A
	-	-	-1	-	0	0	invalidate ack. of a from CPU B
	- 1	-	-1	- 1	0	0	read response of a=0 from RAM
B.1	1 M	- 1	-1	- 1	0	0	read of b from CPU B
	1 M	- - - 0 0	read response with b=0 from RAM				
B.1	1 M	- 1	-1	0 E	0	0	
A.2	1 M	- 1	-1	0 E	0	0	read invalidate of b from CPU A
/	1 M	-	-1	0 E	0	0	invalidate ack, of b from CPU B
	1 M	- 1	-1	- I	0	0	read response of b=0 from CPU B
	1 M	1 M	-1	-	0	0	

Memory Consistency


he MESI Protocol

04 / 40

MESI Example: Happened Before Model



Idea: each cache line one process, A caches b=0 as E, B caches a=0 as E



Observations:


 \bullet each memory access must complete before executing next instruction \leadsto add edge

Memory Consistency

he MESI Protocol

23 / 46


Can MESI Messages Collide?



MESI Example: Happened Before Model



Idea: each cache line one process, A caches b=0 as E, B caches a=0 as E



Observations:

- each memory access must complete before executing next instruction

 → add edge
- second execution of test b==0 stays within cache \rightsquigarrow no traffic

emory Consistency The MESI Protocol

lemory Consistenc

The MESI Protocol


Can MESI Messages Collide?



If two processors emit a message at the same time, the protocol might break. Access to common bus is coordinated by an *arbiter*:

Can MESI Messages Collide?

If two processors emit a message at the same time, the protocol might break. Access to common bus is coordinated by an *arbiter*:



The MESI Protocol

Memory Consistency

The MESI Protocol

Can MESI Messages Collide?



If two processors emit a message at the same time, the protocol might break. Access to common bus is coordinated by an *arbiter*:



Summary



Sequential consistency:

- a characterization of well-behaved programs
- a model for different speed of execution
- for fixed paths through the threads: executions can be illustrated by happened-before diagram with one process per variable





Memory Consistency The MESI Pr

24 /

Memory Consistency

The MESI Protocol