

## Script generated by TTT

Title: Petter: Compilerbau (06.07.2015)

Date: Mon Jul 06 14:18:07 CEST 2015

Duration: 98:11 min

Pages: 63

## Overloading and Coercion

Some operators such as `+` are *overloaded*:

- `+` has *several possible* types  
for example: `int + (int, int)`, `float + (float, float)`  
but also `float* + (float*, int)`, `int* + (int, int*)`
- depending on the type, the operator `+` has a different implementation
- determining which implementation should be used is based on the *arguments* only

Coercion: allow the application of `+` to `int` and `float`.

- instead of defining `+` for all possible combinations of types, the arguments are automatically *coerced*
- this coercion may generate code (e.g. conversion from `int` to `float`)
- conversion is usually done towards more general types i.e.  
`5+0.5` has type `float` (since `float ≥ int`)

## Overloading and Coercion

Some operators such as `+` are *overloaded*:

- `+` has *several possible* types  
for example: `int + (int, int)`, `float + (float, float)`  
but also `float* + (float*, int)`, `int* + (int, int*)`
- depending on the type, the operator `+` has a different implementation
- determining which implementation should be used is based on the *arguments* only

## Coercion of Integer-Types in C: Promotion

C defines special conversion rules for integers: *promotion*

`unsigned char` `signed char` `unsigned short` `signed short` `int` `unsigned int`

$\leq$   $\leq$   $\leq$   $\leq$

... where a conversion has to happen via all intermediate types.

## Coercion of Integer-Types in C: Promotion

C defines special conversion rules for integers: *promotion*

```
unsigned char ≤ unsigned short ≤ int ≤ unsigned int  
signed char  ≤ signed short
```

... where a conversion has to happen via all intermediate types.

**subtle errors possible!** Compute the character distribution of `str`:

```
char* str = "...";  
int dist[256];  
memset(dist, 0, sizeof(dist));  
while (*str) {  
    dist[(unsigned) *str]++;  
    str++;  
};
```

Note: `unsigned` is shorthand for `unsigned int`.

226 / 288

## Subtypes

- on the arithmetic basic types `char`, `int`, `long`, etc. there exists a rich *subtype* hierarchy
- here  $t_1 \leq t_2$ , means that the values of type  $t_1$ 
  - 1 form a *subset* of the values of type  $t_2$ ;
  - 2 can be converted into a value of type  $t_2$ ;
  - 3 fulfill the requirements of type  $t_2$ .

227 / 288

## Subtypes

- on the arithmetic basic types `char`, `int`, `long`, etc. there exists a rich *subtype* hierarchy
- here  $t_1 \leq t_2$ , means that the values of type  $t_1$ 
  - 1 form a *subset* of the values of type  $t_2$ ;
  - 2 can be converted into a value of type  $t_2$ ;
  - 3 fulfill the requirements of type  $t_2$ .

**Example:** assign smaller type (fewer values) to larger type

```
 $t_1$  x;  
 $t_2$  y;  
y = x;
```

227 / 288

## Subtypes

- on the arithmetic basic types `char`, `int`, `long`, etc. there exists a rich *subtype* hierarchy
- here  $t_1 \leq t_2$ , means that the values of type  $t_1$ 
  - 1 form a *subset* of the values of type  $t_2$ ;
  - 2 can be converted into a value of type  $t_2$ ;
  - 3 fulfill the requirements of type  $t_2$ .

**Example:** assign smaller type (fewer values) to larger type

```
 $t_1$  x;  
 $t_2$  y;  
y = x;
```

extend the subtype relationship to more complex types

227 / 288

## Example: Subtyping

Observe:

```
string extractInfo( struct { string info; } x) {
    return x.info;
}
```

- we would like `extractInfo` to be applicable to all argument records that contain a field `string info`
- use deduction rules to describe when  $t_1 \leq t_2$  should hold
- the idea of subtyping on values is related to subtyping as implemented in object-oriented languages

228/288

## Example: Subtyping



Observe:

```
string extractInfo( struct { string info; } x) {
    return x.info;
}
```

- we would like `extractInfo` to be applicable to all argument records that contain a field `string info`
- use deduction rules to describe when  $t_1 \leq t_2$  should hold
- the idea of subtyping on values is related to subtyping as implemented in object-oriented languages

228/288


## Rules for Well-Typedness of Subtyping



```
struct { int u, int v } x;
struct { int u } y;
y = x;
```

229/288

## Rules and Examples for Subtyping



Examples:

```
struct { int a; int b; }
int (int)
int (float)

struct { float a; }
float (float)
float (int)
```

230/288

## Co- and Contra Variance

### Definition

Given two function types in subtype relation

$s_0(s_1, \dots, s_n) \leq t_0(t_1, \dots, t_n)$  then we have

- **co-variance** of the return type  $s_0 \leq t_0$  and
- **contra-variance** of the arguments  $s_i \geq t_i$  für  $1 < i \leq n$

231/288

## Co- and Contra Variance

### Definition

Given two function types in subtype relation

$s_0(s_1, \dots, s_n) \leq t_0(t_1, \dots, t_n)$  then we have

- **co-variance** of the return type  $s_0 \leq t_0$  and
- **contra-variance** of the arguments  $s_i \geq t_i$  für  $1 < i \leq n$

Example from functional languages:




231/288

## Subtypes: Application of Rules (I)

Check if  $S_1 \leq R_1$ :

$R_1 = \text{struct } \{\text{int } a; R_1(R_1) f;\}$   
 $S_1 = \text{struct } \{\text{int } a; \text{int } b; S_1(S_1) f;\}$   
 $R_2 = \text{struct } \{\text{int } a; R_2(S_2) f;\}$   
 $S_2 = \text{struct } \{\text{int } a; \text{int } b; S_2(R_2) f;\}$




232/288

## Subtypes: Application of Rules (I)

Check if  $S_1 \leq R_1$ :

$R_1 = \text{struct } \{\text{int } a; R_1(R_1) f;\}$   
 $S_1 = \text{struct } \{\text{int } a; \text{int } b; S_1(S_1) f;\}$   
 $R_2 = \text{struct } \{\text{int } a; R_2(S_2) f;\}$   
 $S_2 = \text{struct } \{\text{int } a; \text{int } b; S_2(R_2) f;\}$




232/288

## Subtypes: Application of Rules (II)

Check if  $S_2 \leq S_1$ :

$R_1 = \text{struct } \{\text{int } a; R_1(R_1) f;\}$   
 $S_1 = \text{struct } \{\text{int } a; \text{int } b; S_1(S_1) f;\}$   
 $R_2 = \text{struct } \{\text{int } a; R_2(S_2) f;\}$   
 $S_2 = \text{struct } \{\text{int } a; \text{int } b; S_2(R_2) f;\}$




233/288

## Subtypes: Application of Rules (II)

Check if  $S_2 \leq S_1$ :

$R_1 = \text{struct } \{\text{int } a; R_1(R_1) f;\}$   
 $S_1 = \text{struct } \{\text{int } a; \text{int } b; S_1(S_1) f;\}$   
 $R_2 = \text{struct } \{\text{int } a; R_2(S_2) f;\}$   
 $S_2 = \text{struct } \{\text{int } a; \text{int } b; S_2(R_2) f;\}$



233/288

## Generating Code: Overview

We inductively generate instructions from the AST:

- there is a rule stating how to generate code for each non-terminal of the grammar
- the code is merely another attribute in the syntax tree
- code generation makes use of the already computed attributes

237/288

## Generating Code: Overview

We inductively generate instructions from the AST:

- there is a rule stating how to generate code for each non-terminal of the grammar
- the code is merely another attribute in the syntax tree
- code generation makes use of the already computed attributes

In order to specify the code generation, we require

- a semantics of the language we are compiling (here: C standard)
- a semantics of the machine instructions

237/288

## Generating Code: Overview

We inductively generate instructions from the AST:

- there is a rule stating how to generate code for each non-terminal of the grammar
- the code is merely another attribute in the syntax tree
- code generation makes use of the already computed attributes

In order to specify the code generation, we require

- a semantics of the language we are compiling (here: C standard)
- a semantics of the machine instructions

↪ we commence by specifying machine instruction semantics

237 / 288

## The Register C-Machine (R-CMa)

We generate Code for the Register C-Machine.

The Register C-Machine is a virtual machine (VM).

- there exists **no processor** that can execute its instructions
- ... but we can build an interpreter for it
- we provide a visualization environment for the R-CMa
- the R-CMa has no **double, float, char, short** or **long** types
- the R-CMa has no instructions to communicate with the operating system
- the R-CMa has an unlimited supply of registers

239 / 288

## The Register C-Machine (R-CMa)

We generate Code for the Register C-Machine.

The Register C-Machine is a virtual machine (VM).

- there exists no processor that can execute its instructions
- ... but we can build an interpreter for it
- we provide a visualization environment for the R-CMa
- the R-CMa has no **double, float, char, short** or **long** types
- the R-CMa has no instructions to communicate with the operating system
- the R-CMa has an unlimited supply of registers

The R-CMa is more realistic than it may seem:

- the mentioned restrictions can easily be lifted
- the *Dalvik VM* or the **LLVM** are similar to the R-CMa
- an interpreter of R-CMa can run on any platform

239 / 288

## Virtual Machines


A virtual machines has the following ingredients:

- any virtual machine provides a set of **instructions**
- instructions are executed on **virtual hardware**
- the virtual hardware is a collection of data structures that is accessed and modified by the VM instructions
- ... and also by other components of the **run-time system** namely functions that go beyond the instruction semantics
- the **interpreter** is part of the run-time system

240 / 288

## Components of a Virtual Machine

Consider **Java** as an example:




A virtual machine such as the **Dalvik VM** has the following structure:

- **S**: the data store – a memory region in which cells can be stored in LIFO order  $\rightsquigarrow$  **stack**.
- **SP**: ( $\hat{=}$  **stack pointer**) pointer to the last used cell in **S**
- beyond **S** follows the memory containing the heap

241/288

## Components of a Virtual Machine

Consider **Java** as an example:



A virtual machine such as the **Dalvik VM** has the following structure:

- **S**: the data store – a memory region in which cells can be stored in LIFO order  $\rightsquigarrow$  **stack**.
- **SP**: ( $\hat{=}$  **stack pointer**) pointer to the last used cell in **S**
- beyond **S** follows the memory containing the heap
- **C** is the memory storing **code**
  - each cell of **C** holds exactly one virtual instruction
    - **C** can only be **read**
- **PC** ( $\hat{=}$  **program counter**) address of the instruction that is to be executed next
- **PC** contains 0 initially

241/288

## Executing a Program

- the machine loads an instruction from **C[PC]** into the **instruction register IR** in order to execute it
- before evaluating the instruction, the **PC** is incremented by one

```
while (true) {
    IR = C[PC]; PC++;
    execute (IR);
}
```

- note: the **PC** must be incremented **before** the execution, since an instruction may modify the **PC**
- the loop is exited by evaluating a **halt** instruction that returns directly to the operating system

242/288

## Simple Expressions and Assignments in R-CMa

**Task:** evaluate the expression  $(1 + 7) * 3$

that is, generate an instruction sequence that

- computes the value of the expression and
- keeps its value accessible in a reproducible way

244/288

## Simple Expressions and Assignments in R-CMa

**Task:** evaluate the expression  $(1 + 7) * 3$

that is, generate an instruction sequence that

- computes the value of the expression and
- keeps its value accessible in a reproducible way

**Idea:**


- first compute the value of the sub-expressions
- store the intermediate result in a temporary register
- apply the operator
- loop

244/288

## Principles of the R-CMa

The **R-CMa** is composed of a stack, heap and a code segment, just like the **JVM**; it additionally has register sets:

- **local** registers are  $R_1, R_2, \dots, R_i, \dots$
- **global** registers are  $R_0, R_{-1}, \dots, R_j, \dots$



245/288

## The Register Sets of the R-CMa

The two register sets have the following purpose:

- the **local** registers  $R_i$ 
  - save temporary results
  - store the contents of local variables of a function
  - can efficiently be stored and restored from the stack

246/288

## The Register Sets of the R-CMa

The two register sets have the following purpose:

- the **local** registers  $R_i$ 
  - save temporary results
  - store the contents of local variables of a function
  - can efficiently be stored and restored from the stack
- the **global** registers  $R_i$ 
  - save the parameters of a function
  - store the result of a function

**Note:**

for now, we only use registers to store temporary computations

**Idea** for the translation: use a register counter  $i$ :

- registers  $R_j$  with  $j < i$  are **in use**
- registers  $R_j$  with  $j \geq i$  are **available**

246/288



## Translation of Simple Expressions

Using variables stored in registers; loading constants:

instruction	semantics	intuition
loadc $R_i c$	$R_i = c$	load constant
move $R_i R_j$	$R_i = R_j$	copy $R_j$ to $R_i$

247 / 288

## Translation of Simple Expressions

Using variables stored in registers; loading constants:

instruction	semantics	intuition
loadc $R_i c$	$R_i = c$	load constant
move $R_i R_j$	$R_i = R_j$	copy $R_j$ to $R_i$

We define the following translation schema (with  $\rho x = a$ ):

$$\begin{aligned} \text{code}_R^i c \rho &= \text{loadc } R_i c \\ \text{code}_R^i x \rho &= \text{move } R_i R_a \\ \text{code}_R^i x = e \rho &= \text{code}_R^i e \rho \\ &\quad \text{move } R_a R_i \end{aligned}$$

247 / 288

## Translation of Simple Expressions

Using variables stored in registers; loading constants:

instruction	semantics	intuition
loadc $R_i c$	$R_i = c$	load constant
move $R_i R_j$	$R_i = R_j$	copy $R_j$ to $R_i$

We define the following translation schema (with  $\rho x = a$ ):

$$\begin{aligned} \text{code}_R^i c \rho &= \text{loadc } R_i c \\ \text{code}_R^i x \rho &= \text{move } R_i R_a \\ \text{code}_R^i x = e \rho &= \text{code}_R^i e \rho \\ &\quad \text{move } R_a R_i \end{aligned}$$

**Note:** all instructions use the Intel convention (in contrast to the AT&T convention):  $\text{op } \boxed{dst} \text{ } src_1 \dots src_n$ .

247 / 288

## Translation of Expressions

Let  $\text{op} = \{\text{add}, \text{sub}, \text{div}, \text{mul}, \text{mod}, \text{le}, \text{gr}, \text{eq}, \text{leq}, \text{geq}, \text{and}, \text{or}\}$ .  
The **R-CMa** provides an instruction for each operator  $\text{op}$ .

$$\text{op } R_i R_j R_k$$

where  $R_i$  is the target register,  $R_j$  the first and  $R_k$  the second argument.

Correspondingly, we generate code as follows:

$$\begin{aligned} \text{code}_R^i e_1 \boxed{\text{op}} e_2 \rho &= \text{code}_R^i e_1 \rho \\ &\quad \text{code}_R^{i+1} e_2 \rho \\ &\quad \boxed{\text{op}} \boxed{R_i} \boxed{R_j} \boxed{R_{i+1}} \end{aligned}$$

248 / 288

## Translation of Expressions

Let  $op = \{add, sub, div, mul, mod, le, gr, eq, leq, geq, and, or\}$ .  
The R-CMa provides an instruction for each operator  $op$ .

$$op \ R_i \ R_j \ R_k$$

where  $R_i$  is the target register,  $R_j$  the first and  $R_k$  the second argument.

Correspondingly, we generate code as follows:

$$code_{R_i}^i e_1 \ op \ e_2 \ \rho = \begin{array}{l} code_{R_i}^i e_1 \ \rho \\ code_{R_i}^{i+1} e_2 \ \rho \\ op \ R_i \ R_i \ R_{i+1} \end{array}$$

Example: Translate  $3 * 4$  with  $i = 4$ :

$$code_{R_i}^4 \ 3 * 4 \ \rho = \begin{array}{l} code_{R_i}^4 \ 3 \ \rho \\ code_{R_i}^5 \ 4 \ \rho \\ mul \ R_4 \ R_4 \ R_5 \end{array}$$

248/288

## Translation of Expressions

Let  $op = \{add, sub, div, mul, mod, le, gr, eq, leq, geq, and, or\}$ .  
The R-CMa provides an instruction for each operator  $op$ .

$$op \ R_i \ R_j \ R_k$$

where  $R_i$  is the target register,  $R_j$  the first and  $R_k$  the second argument.

Correspondingly, we generate code as follows:

$$code_{R_i}^i e_1 \ op \ e_2 \ \rho = \begin{array}{l} code_{R_i}^i e_1 \ \rho \\ code_{R_i}^{i+1} e_2 \ \rho \\ op \ R_i \ R_i \ R_{i+1} \end{array}$$

Example: Translate  $3 * 4$  with  $i = 4$ :

$$code_{R_i}^4 \ 3 * 4 \ \rho = \begin{array}{l} loadc \ R_4 \ 3 \\ loadc \ R_5 \ 4 \\ mul \ R_4 \ R_4 \ R_5 \end{array}$$

248/288

## Managing Temporary Registers

Observe that temporary registers are re-used: translate  $3 * 4 + 3 * 4$  with  $t = 4$ :

$$code_{R_i}^4 \ 3 * 4 + 3 * 4 \ \rho = \begin{array}{l} code_{R_i}^4 \ 3 * 4 \ \rho \\ code_{R_i}^5 \ 3 * 4 \ \rho \\ add \ R_4 \ R_4 \ R_5 \end{array}$$

where

$$code_{R_i}^i \ 3 * 4 \ \rho = \begin{array}{l} loadc \ R_i \ 3 \\ loadc \ R_{i+1} \ 4 \\ mul \ R_i \ R_i \ R_{i+1} \end{array}$$

we obtain

$$code_{R_i}^4 \ 3 * 4 + 3 * 4 \ \rho =$$

249/288

## Managing Temporary Registers

Observe that temporary registers are re-used: translate  $3 * 4 + 3 * 4$  with  $t = 4$ :

$$code_{R_i}^4 \ 3 * 4 + 3 * 4 \ \rho = \begin{array}{l} code_{R_i}^4 \ 3 * 4 \ \rho \\ code_{R_i}^5 \ 3 * 4 \ \rho \\ add \ R_4 \ R_4 \ R_5 \end{array}$$

where

$$code_{R_i}^i \ 3 * 4 \ \rho = \begin{array}{l} loadc \ R_i \ 3 \\ loadc \ R_{i+1} \ 4 \\ mul \ R_i \ R_i \ R_{i+1} \end{array}$$

we obtain

$$code_{R_i}^4 \ 3 * 4 + 3 * 4 \ \rho = \begin{array}{l} loadc \ R_4 \ 3 \\ loadc \ R_5 \ 4 \\ mul \ R_4 \ R_4 \ R_5 \\ loadc \ R_5 \ 3 \\ loadc \ R_6 \ 4 \\ mul \ R_5 \ R_5 \ R_6 \\ add \ R_4 \ R_4 \ R_5 \end{array}$$

249/288

## Semantics of Operators

The operators have the following semantics:

add $R_i R_j R_k$	$R_i = R_j + R_k$
sub $R_i R_j R_k$	$R_i = R_j - R_k$
div $R_i R_j R_k$	$R_i = R_j / R_k$
mul $R_i R_j R_k$	$R_i = R_j * R_k$
mod $R_i R_j R_k$	$R_i = \text{sgn}(R_k)k \text{ wobei}$ $ R_j  = n R_k  + k \wedge n \geq 0, 0 \leq k <  R_k $
le $R_i R_j R_k$	$R_i = \text{if } R_j < R_k \text{ then } 1 \text{ else } 0$
gr $R_i R_j R_k$	$R_i = \text{if } R_j > R_k \text{ then } 1 \text{ else } 0$
eq $R_i R_j R_k$	$R_i = \text{if } R_j = R_k \text{ then } 1 \text{ else } 0$
leq $R_i R_j R_k$	$R_i = \text{if } R_j \leq R_k \text{ then } 1 \text{ else } 0$
geq $R_i R_j R_k$	$R_i = \text{if } R_j \geq R_k \text{ then } 1 \text{ else } 0$
and $R_i R_j R_k$	$R_i = R_j \ \& \ R_k \quad // \text{ bit-wise and}$
or $R_i R_j R_k$	$R_i = R_j \   \ R_k \quad // \text{ bit-wise or}$

250/288

## Translation of Unary Operators

Unary operators  $\text{op} = \{\text{neg}, \text{not}\}$  take only two registers:

$$\text{code}_R^i \text{ op } e \ \rho = \text{code}_R^i e \ \rho \\ \text{op } R_i R_i$$

251/288

## Translation of Unary Operators

Unary operators  $\text{op} = \{\text{neg}, \text{not}\}$  take only two registers:

$$\text{code}_R^i \text{ op } e \ \rho = \text{code}_R^i e \ \rho \\ \text{op } R_i R_i$$

**Note:** We use the same register.

**Example:** Translate  $-4$  into  $R_5$ :

$$\text{code}_R^5 \boxed{-4} \ \rho = \text{code}_R^5 4 \ \rho \\ \text{neg } R_5 R_5$$

251/288

## Applying Translation Schema for Expressions

Suppose the following function `void f(void) {`  
is given:

```
int x, y, z;
x = y+z*3;
```

- Let  $\rho = \{x \mapsto 1, y \mapsto 2, z \mapsto 3\}$  be the address environment.
- Let  $R_4$  be the first free register, that is,  $i = 4$ .

$$\text{code}^4 \ x = \boxed{y+z*3} \ \rho = \text{code}_R^4 \ \boxed{y+z*3} \ \rho \\ \text{move } R_1 R_4$$

252/288

## Applying Translation Schema for Expressions

Suppose the following function `void f(void) {`  
 is given: `int x, y, z;`  
`x = y+z*3;`

- Let  $\rho = \{x \mapsto 1, y \mapsto 2, z \mapsto 3\}$  be the address environment.
- Let  $R_4$  be the first free register, that is,  $i = 4$ .

$$\text{code}^4_{x=y+z*3} \rho = \text{code}^4_{y+z*3} \rho$$

$$\text{code}^4_{y+z*3} \rho = \text{move } R_4 \ R_2$$

$$\text{code}^5_{z*3} \rho = \text{code}^5_{z*3} \rho$$

$$\text{code}^5_{z*3} \rho = \text{add } R_4 \ R_4 \ R_5$$

$$\text{code}^5_{z*3} \rho = \text{move } R_5 \ R_3$$

$$\text{code}^6_{3} \rho = \text{code}^6_{3} \rho$$

$$\text{code}^6_{3} \rho = \text{mul } R_5 \ R_5 \ R_6$$

$$\text{code}^6_{3} \rho = \text{loadc } R_6 \ 3$$

$\leadsto$  the assignment `x=y+z*3` is translated as

`move R4 R2; move R5 R3; loadc R6 3; mul R5 R5 R6; add R4 R4 R5; move R1 R4;`

252/288

## Chapter 3: Statements and Control Structures

253/288

## About Statements and Expressions

General idea for translation:

$\text{code}^i_s \rho$  : generate code for statement  $s$

$\text{code}^i_e \rho$  : generate code for expression  $e$  into  $R_i$

Throughout:  $i, i+1, \dots$  are free (unused) registers

## About Statements and Expressions

General idea for translation:

$\text{code}^i_s \rho$  : generate code for statement  $s$

$\text{code}^i_e \rho$  : generate code for expression  $e$  into  $R_i$

Throughout:  $i, i+1, \dots$  are free (unused) registers

For an *expression*  $x = e$  with  $\rho \ x = a$  we defined:

$$\text{code}^i_{x=e} \rho = \begin{array}{l} \text{code}^i_e \rho \\ \text{move } R_a \ R_i \end{array}$$

However,  $x = e;$  is also an *expression statement*:

254/288

254/288

## About Statements and Expressions

General idea for translation:

$code^i s \rho$  : generate code for statement  $s$

$code^i_R e \rho$  : generate code for expression  $e$  into  $R_i$

Throughout:  $i, i+1, \dots$  are free (unused) registers

For an **expression**  $x = e$  with  $\rho x = a$  we defined:

$$code^i_R [x = e] \rho = code^i_R e \rho$$

move  $R_a R_i$

However,  $x = e$ ; is also an **expression statement**:

- Define:

$$x = a = z = 42$$

$$code^i e_1 = e_2; \rho = code^i_R e_1 = e_2 \rho$$

The temporary register  $R_i$  is ignored here. More general:

$$code^i e; \rho = code^i e \rho$$

254/288

## Translation of Statement Sequences

The code for a sequence of statements is the concatenation of the instructions for each statement in that sequence:

$$code^i (s \ ss) \rho = code^i s \rho$$


$$code^i \epsilon \rho = // \text{ empty sequence of instructions}$$

Note here:  $s$  is a statement,  $ss$  is a sequence of statements

255/288

## Jumps


In order to diverge from the linear sequence of execution, we need **jumps**:



256/288

## Conditional Jumps

A conditional jump branches depending on the value in  $R_i$ :



if ( $R_i == 0$ ) PC = A;

257/288

## Management of Control Flow

In order to translate statements with control flow, we need to emit jump instructions.

- during the translation of an `if (c)` construct, it is not yet clear where to jump to in case that `c` is false

258 / 288

## Management of Control Flow

In order to translate statements with control flow, we need to emit jump instructions.

- during the translation of an `if (c)` construct, it is not yet clear where to jump to in case that `c` is false
- instruction sequences may be arranged in a different order
  - minimize the number of *unconditional* jumps
  - minimize in a way so that fewer jumps are executed inside loops
  - replace *far jumps* through *near jumps* (if applicable)

258 / 288

## Management of Control Flow

In order to translate statements with control flow, we need to emit jump instructions.

- during the translation of an `if (c)` construct, it is not yet clear where to jump to in case that `c` is false
- instruction sequences may be arranged in a different order
  - minimize the number of *unconditional* jumps
  - minimize in a way so that fewer jumps are executed inside loops
  - replace *far jumps* through *near jumps* (if applicable)
- organize instruction sequence into blocks without jumps

To this end, we define:

### Definition


A **basic block** consists of

- a sequence of statements `ss` that does not contain a jump
- a set of outgoing edges to other basic blocks
- where each edge may be labelled with a condition

258 / 288

## Basic Blocks and the Register C-Machine

The **R-CMa** features only a single conditional jump, namely `jumpz`.



Outgoing edges must have the following form:

259 / 288

## Formalizing the Translation Involving Control Flow

For simplicity of defining translations of instructions involving control flow, we use *symbolic jump targets*.

- This translation can be used in practice, but a second run through the emitted instructions is necessary to *resolve* the symbolic addresses to actual addresses.

Alternatively, we can emit *relative* jumps without a second pass:

- relative jumps have targets that are offsets to the current PC
- sometime relative jumps only possible for small offsets ( $\leadsto$  near jumps)
- if all jumps are relative: the code becomes *position independent* (PIC), that is, it can be moved to a different address
- the generated code can be loaded without relocating absolute jumps

generating a graph of basic blocks is useful for *program optimization* where the statements inside basic blocks are simplified

260/288

## Simple Conditional


We first consider  $s \equiv \text{if } (c) \text{ } ss.$

...and present a translation without basic blocks.

Idea:


- emit the code of  $c$  and  $ss$  in sequence
- insert a jump instruction in-between, so that correct control flow is ensured

$$\text{code}^i s \rho = \begin{array}{l} \text{code}_R^i c \rho \\ \text{jumpz } R_i A \\ \text{code}^i ss \rho \\ \dots \end{array}$$




261/288

## General Conditional



Translation of  $\text{if } (c) \text{ } tt \text{ } \text{else } ee.$



262/288


## Example for if-statement

Let  $\rho = \{x \mapsto 4, y \mapsto 7\}$  and let  $s$  be the statement

```

if (x > y) {
    x = x - y;
} else {
    y = y - x;
}
    
```

Then  $\text{code}^i s \rho$  yields:



263/288

## Example for if-statement

Let  $\rho = \{x \mapsto 4, y \mapsto 7\}$  and let  $s$  be the statement

```

if (x>y) {           /* (i) */
  x = x - y;         /* (ii) */
} else {
  y = y - x;         /* (iii) */
}
    
```


Then  $\text{code}^i s \rho$  yields:

<p>(i)</p> <pre> move R<sub>i</sub> R<sub>4</sub> move R<sub>i+1</sub> R<sub>7</sub> gr R<sub>i</sub> R<sub>i</sub> R<sub>i+1</sub> jumpz R<sub>i</sub> A                     </pre>	<p>(ii) <i>then</i></p> <pre> move R<sub>i</sub> R<sub>4</sub> move R<sub>i+1</sub> R<sub>7</sub> sub R<sub>i</sub> R<sub>i</sub> R<sub>i+1</sub> move R<sub>4</sub> R<sub>i</sub> jump B                     </pre>	<p>(iii) <i>else</i></p> <pre> A: move R<sub>i</sub> R<sub>7</sub>    move R<sub>i+1</sub> R<sub>4</sub>    sub R<sub>i</sub> R<sub>i</sub> R<sub>i+1</sub>    move R<sub>7</sub> R<sub>i</sub> B:                     </pre>
--	--	---

263/288

## Iterating Statements

We only consider the loop  $s \equiv \mathbf{while} (e) s'$ . For this statement we define:



264/288

## for-Loops

The **for**-loop  $s \equiv \mathbf{for} (e_1; e_2; e_3) s'$  is equivalent to the statement sequence  $e_1; \mathbf{while} (e_2) \{s' e_3;\}$  – as long as  $s'$  does not contain a **continue** statement.

Thus, we translate:

$\text{code}^i \mathbf{for}(e_1; e_2; e_3) s \rho =$

```

codeRi e1 ρ
A: codeRi e2 ρ
   jumpz Ri B
   codei s ρ
   codeRi e3 ρ
   jump A
B:
    
```

266/288

## The switch-Statement

Idea:

- Suppose choosing from multiple options in *constant time* if possible
- use a *jump table* that, at the  $i$ th position, holds a jump to the  $i$ th alternative
- in order to realize this idea, we need an *indirect jump* instruction

267/288