

Title: Simon: Compilerbau (23.06.2014)

Date: Mon Jun 23 14:15:15 CEST 2014

Duration: 90:10 min

Pages: 68

## Topic:

# Code Synthesis

2 / 103

## Generating Code: Overview

We inductively generate instructions from the AST:

- there is a rule stating how to generate code for each non-terminal of the grammar
- the code is merely another attribute in the syntax tree
- code generation makes use of the already computed attributes

\*x = 7

3 / 103

## Generating Code: Overview

We inductively generate instructions from the AST:

- there is a rule stating how to generate code for each non-terminal of the grammar
- the code is merely another attribute in the syntax tree
- code generation makes use of the already computed attributes

In order to specify the code generation, we require

- a semantics of the language we are compiling (here: C standard)
- the semantic of the machine instructions

3 / 103

## Generating Code: Overview

We inductively generate instructions from the AST:

- there is a rule stating how to generate code for each non-terminal of the grammar
- the code is merely another attribute in the syntax tree
- code generation makes use of the already computed attributes

In order to specify the code generation, we require

- a semantics of the language we are compiling (here: C standard)
- the semantic of the machine instructions

~> we commence by specifying machine instruction semantics

3/103

## Virtual Machines

A virtual machines has the following ingredients:

- any virtual machine provides a set of instructions
- instructions are executed on virtual hardware
- the virtual hardware is a collection of data structures that is accessed and modified by the VM instructions
- ... and also by other components of the run-time system, namely functions that go beyond the instruction semantics
- the interpreter is part of the run-time system

6/103

## The Register C-Machine (RCMa)

We generate Code for the Register C-Machine.

The Register C-Machine is a virtual machine (VM).

- there exists no processor that can execute its instructions
- ... but we can build an interpreter for it
- we provide a visualization environment for the R-CMa
- the R-CMa has no **double, float, char, short** or **long** types
- the R-CMa has no instructions to communicate with the operating system
- the R-CMa has an unlimited supply of registers


The R-CMa is more realistic than it may seem:

- the mentioned restrictions can easily be lifted
- the Java virtual machine (JVM) is similar to the R-CMa but has no registers
- an interpreter of R-CMa can run on any platform

5/103

## Components of a Virtual Machine

Consider Java as an example:




A virtual machine such as the JVM has the following structure:

- S: the data store – a memory region in which cells can be stored in LIFO order ~> stack.
- SP: ( $\hat{=}$  stack pointer) pointer to the last used cell in S
- beyond S, the memory containing the heap follows

7/103

## Components of a Virtual Machine

Consider **Java** as an example:



A virtual machine such as the **JVM** has the following structure:

- **S**: the data store – a memory region in which cells can be stored in LIFO order  $\rightsquigarrow$  **stack**.
- **SP**: ( $\hat{=}$  **stack pointer**) pointer to the last used cell in **S**
- beyond **S**, the memory containing the heap follows
- **C** is the memory storing **code**
  - each cell of **C** holds exactly one virtual instruction
  - **C** can only be **read**
- **PC** ( $\hat{=}$  **program counter**) address of the instruction that is to be executed next
- **PC** contains **0** initially

7/103

Code Synthesis

## Chapter 2: Evaluation of Expressions

9/103

## Executing a Program

- the machine loads an instruction from **C[PC]** into an **instruction register IR** in order to execute it
- before evaluating the instruction, the **PC is incremented** by one

```
while (true) {  
    IR = C[PC]; PC++;  
    execute (IR);  
}
```

- note: the **PC** must be incremented **before** the **execution**, since an instruction may modify the **PC**
- the loop is exited by evaluating a **halt** instruction that returns directly to the operating system

8/103

## Simple Expressions and Assignments

**Task**: evaluate the expression **(1 + 7) \* 3**  
that is, generate an instruction sequence that

- computes the value of the **expression** and
- stores it on top of the stack

10/103

## Simple Expressions and Assignments

Task: evaluate the expression  $1 + 7 * 3$   
that is, generate an instruction sequence that


- computes the value of the expression and
- stores it on top of the stack

Idea:

- first compute the value of the sub-expressions
- store the intermediate result on top of the stack
- apply the operator

## Binary Operators

Operators with two arguments run as follows:




10 / 103

## General Principle

Evaluating an operation  $op(a_1, \dots, a_n)$

- the arguments  $a_1, \dots, a_n$  must be on top of the stack
- the execution of the operation `op` consumes its arguments
- any resulting values are stored on top of the stack




the instruction `iconst q` puts the `int`-constant `q` onto the stack

11 / 103

## Binary Operators

Operators with two arguments run as follows:



- `imul` expects two arguments on top of the stack, consumes them and puts the result on top of the stack

12 / 103

12 / 103

## Composition of Instructions

Example: generate code for  $1 + 7$ :

iconst 1      iconst 7      iadd

Execution of this instruction sequence:




13 / 103

## Expressions with Variables

Variables occupy a memory cell in **S**:




*int x, y, z;*



14 / 103

## Expressions with Variables

Variables occupy a memory cell in **S**:




- Associating addresses with variables can be done while creating the symbol table. The address is stored in any case at the node of the declaration of a variable.

14 / 103

## Expressions with Variables

Variables occupy a memory cell in **S**:




- Associating addresses with variables can be done while creating the symbol table. The address is stored in any case at the node of the declaration of a variable.
- For each use of a variable, the address has to be looked up by inspecting its declaration node.

14 / 103

## Expressions with Variables

Variables occupy a memory cell in  $S$ :




- Associating addresses with variables can be done while creating the symbol table. The address is stored in any case at the *node of the declaration* of a variable.
- For each *use* of a variable, the address has to be looked up by inspecting its declaration node.
- in the sequel, we use a mathematical map  $\rho$ , that contains mappings from a variable  $x$  to the (*relative*) address of  $x$ ; the map  $\rho$  is called *address environment* (or simply *environment*).

14 / 103

## Reading from a Variable

The instruction `iload k` loads the value at address  $k$ , where  $k$  is *relative* to the top of the stack




$$S[SP+1] = S[SP-k]; SP = SP+1;$$

Example: Compute  $x + 2$  where  $\rho = \{x \mapsto 1\}$ :

15 / 103

## Reading from a Variable

The instruction `iload k` loads the value at address  $k$ , where  $k$  is *relative* to the top of the stack



$$S[SP+1] = S[SP-k]; SP = SP+1;$$

Example: Compute  $x + 2$  where  $\rho = \{x \mapsto 1\}$ :

```
iload 1
iconst 2
iadd
```



15 / 103

Code Synthesis

## Chapter 3:

## Generating Code for the Register C-Machine

16 / 103

## Motivation for the Register C-Machine

A modern RISC processor features a fixed number of universal registers.

17/103

## Motivation for the Register C-Machine

A modern RISC processor features a fixed number of universal registers.

- arithmetic operations can only use these registers as arguments
- access to memory are done via instructions to load and store to and from registers
- unlike the stack, registers have to be explicitly saved before a function is called

A translation for a RISC processor must therefore:



17/103

## Motivation for the Register C-Machine

MCC8000 CISC

A modern RISC processor features a fixed number of universal registers.

- arithmetic operations can only use these registers as arguments
- access to memory are done via instructions to load and store to and from registers
- unlike the stack, registers have to be explicitly saved before a function is called

17/103

## Motivation for the Register C-Machine

A modern RISC processor features a fixed number of universal registers.

- arithmetic operations can only use these registers as arguments
- access to memory are done via instructions to load and store to and from registers
- unlike the stack, registers have to be explicitly saved before a function is called

A translation for a RISC processor must therefore:

- 1 store variables and function arguments in registers
- 2 save the content of registers *onto the stack* before calling a function
- 3 express any arbitrary computation using finitely many registers


~> only consider the first two problems (and deal with the other two later)

17/103

## Principle of the Register C-Machine

The R-CMa is composed of a stack, heap and a code segment, just like the JVM; it additionally has register sets:

- local registers are  $R_1, R_2, \dots, R_i, \dots$
- global registers are  $R_0, R_{-1}, \dots, R_j, \dots$



18 / 103

## The Register Sets of the R-CMa

The two register sets have the following purpose:

- 1 the local registers  $R_i$ 
  - save temporary results
  - store the contents of local variables of a function
  - can efficiently be stored and restored from the stack
- 2 the global registers  $R_i$ 
  - save the parameters of a function
  - store the result of a function

19 / 103

## The Register Sets of the R-CMa

The two register sets have the following purpose:

- 1 the local registers  $R_i$ 
  - save temporary results
  - store the contents of local variables of a function
  - can efficiently be stored and restored from the stack

19 / 103

## The Register Sets of the R-CMa

The two register sets have the following purpose:

- 1 the local registers  $R_i$ 
  - save temporary results
  - store the contents of local variables of a function
  - can efficiently be stored and restored from the stack
- 2 the global registers  $R_i$ 
  - save the parameters of a function
  - store the result of a function

Note:

for now, we only use registers to store temporary computations

19 / 103



## The Register Sets of the R-CMa

The two register sets have the following purpose:

- 1 the *local* registers  $R_i$ 
  - save temporary results
  - store the contents of local variables of a function
  - can efficiently be stored and restored from the stack
- 2 the *global* registers  $R_j$ 
  - save the parameters of a function
  - store the result of a function

Note:

for now, we only use registers to store temporary computations

Idea for the translation: use a register counter  $i$ :

- registers  $R_j$  with  $j < i$  are *in use*
- registers  $R_j$  with  $j \geq i$  are *available*

19 / 103

## Translation of Simple Expressions

Using variables stored in registers; loading constants:

instruction	semantics	intuition
$\text{loadc } R_i \ c$	$R_i = c$	load constant
$\text{move } R_i \ R_j$	$R_i = R_j$	copy $R_j$ to $R_i$

We define the following translation schema (with  $\rho x = a$ ):

$$\begin{aligned}
 \text{code}_R^i c \ \rho &= \text{loadc } R_i \ c \\
 \text{code}_R^i x \ \rho &= \text{move } R_i \ R_a \\
 \text{code}_R^i x = e \ \rho &= \text{code}_R^i e \ \rho \\
 &\quad \text{move } R_a \ R_i
 \end{aligned}$$

$\text{code}_R^a e \ \rho$

$\text{int } x, y$   
 $x = y = 7;$   
 $\quad \quad \quad \underbrace{\quad}$   
 $\quad \quad \quad 7$   
 $\text{if } (x = 7) \{$   
 $\quad \quad \quad \}$

20 / 103

## Translation of Simple Expressions

Using variables stored in registers; loading constants:

instruction	semantics	intuition
$\text{loadc } R_i \ c$	$R_i = c$	load constant
$\text{move } R_i \ R_j$	$R_i = R_j$	copy $R_j$ to $R_i$

## Translation of Simple Expressions

Using variables stored in registers; loading constants:

instruction	semantics	intuition
$\text{loadc } R_i \ c$	$R_i = c$	load constant
$\text{move } R_i \ R_j$	$R_i = R_j$	copy $R_j$ to $R_i$

We define the following translation schema (with  $\rho x = a$ ):

$$\begin{aligned}
 \text{code}_R^i c \ \rho &= \text{loadc } R_i \ c \\
 \text{code}_R^i x \ \rho &= \text{move } R_i \ R_a \\
 \text{code}_R^i x = e \ \rho &= \text{code}_R^i e \ \rho \\
 &\quad \text{move } R_a \ R_i
 \end{aligned}$$

Note: all instructions use the Intel convention (in contrast to the AT&T convention): op dst src<sub>1</sub> ... src<sub>n</sub>.

20 / 103

20 / 103

## Translation of Expressions

Let  $op = \{add, sub, div, mul, mod, le, gr, eq, leq, geq, and, or\}$ . The R-CMa provides an instruction for each operator  $op$ .

$$op \ R_i \ R_j \ R_k$$

where  $R_i$  is the target register,  $R_j$  the first and  $R_k$  the second argument.

Correspondingly, we generate code as follows:

$$code_R^i e_1 \ op \ e_2 \ \rho = \begin{matrix} code_R^i e_1 \ \rho \\ code_R^{i+1} e_2 \ \rho \\ op \ R_i \ R_i \ R_{i+1} \end{matrix} \quad \begin{matrix} add \\ sub \end{matrix}$$

21 / 103

## Translation of Expressions

Let  $op = \{add, sub, div, mul, mod, le, gr, eq, leq, geq, and, or\}$ . The R-CMa provides an instruction for each operator  $op$ .

$$op \ R_i \ R_j \ R_k$$

where  $R_i$  is the target register,  $R_j$  the first and  $R_k$  the second argument.

Correspondingly, we generate code as follows:

$$code_R^i e_1 \ op \ e_2 \ \rho = \begin{matrix} code_R^i e_1 \ \rho \\ code_R^{i+1} e_2 \ \rho \\ op \ R_i \ R_i \ R_{i+1} \end{matrix}$$

Example: Translate  $3 * 4$  with  $i = 4$ :

$$code_R^4 \ 3 * 4 \ \rho = \begin{matrix} loadc \ R_4 \ 3 \\ loadc \ R_5 \ 4 \\ mul \ R_4 \ R_4 \ R_5 \end{matrix}$$

*Handwritten notes:*  $code_R^i \ x = e \ \rho = code_R^i \ e$ ,  $\rho(x) = 5$ ,  $mov \ R_5 \ R_i$

21 / 103

## Translation of Expressions

Let  $op = \{add, sub, div, mul, mod, le, gr, eq, leq, geq, and, or\}$ . The R-CMa provides an instruction for each operator  $op$ .

$$op \ R_i \ R_j \ R_k$$

where  $R_i$  is the target register,  $R_j$  the first and  $R_k$  the second argument.

Correspondingly, we generate code as follows:

$$code_R^i e_1 \ op \ e_2 \ \rho = \begin{matrix} code_R^i e_1 \ \rho \\ code_R^{i+1} e_2 \ \rho \\ op \ R_i \ R_i \ R_{i+1} \end{matrix}$$

Example: Translate  $3 * 4$  with  $i = 4$ :

$$code_R^4 \ 3 * 4 \ \rho = \begin{matrix} code_R^4 \ 3 \ \rho \\ code_R^5 \ 4 \ \rho \\ mul \ R_4 \ R_4 \ R_5 \end{matrix} \quad \begin{matrix} loadc \ R_4 \ 3 \\ loadc \ R_5 \ 4 \end{matrix}$$

21 / 103

## Translation of Expressions

Let  $op = \{add, sub, div, mul, mod, le, gr, eq, leq, geq, and, or\}$ . The R-CMa provides an instruction for each operator  $op$ .

$$op \ R_i \ R_j \ R_k$$

where  $R_i$  is the target register,  $R_j$  the first and  $R_k$  the second argument.

Correspondingly, we generate code as follows:

$$code_R^i e_1 \ op \ e_2 \ \rho = \begin{matrix} code_R^i e_1 \ \rho \\ code_R^{i+1} e_2 \ \rho \\ op \ R_i \ R_i \ R_{i+1} \end{matrix}$$



Example: Translate  $3 * 4$  with  $i = 4$ :

$$code_R^4 \ 3 * 4 \ \rho = \begin{matrix} code_R^4 \ 3 \ \rho \\ code_R^5 \ 4 \ \rho \\ mul \ R_4 \ R_4 \ R_5 \end{matrix}$$

*Handwritten notes:*  $code_R^i \ x = (y = 7) \ \rho = code_R^i \ y = 7 \ \rho$ ,  $code_R^i \ y = 7 \ \rho = loadc \ R_5 \ 7$ ,  $x = (y = 7)$

21 / 103

## Translation of Expressions

Let  $op = \{add, sub, div, mul, mod, le, gr, eq, leq, geq, and, or\}$ . The R-CMa provides an instruction for each operator  $op$ .

$$e_1 \quad op \quad R_i \quad R_j \quad R_k$$

where  $R_i$  is the target register,  $R_j$  the first and  $R_k$  the second argument.

Correspondingly, we generate code as follows:

$$code_R^i e_1 op e_2 \rho = code_R^i e_1 \rho \quad code_R^{i+1} e_2 \rho$$

$$op \quad R_i \quad R_j \quad R_{i+1}$$

Handwritten code for  $e_1 = 3 * 4 + 3 * 4$  and  $e_2 = \rho$ :

```

loadc R4 3
loadc R5 4
mul R4 R4 R5
loadc R5 3
loadc R6 4
mul R5 R5 R6
add R4 R4 R5
    
```

21 / 103

## Semantics of Operators

The operators have the following semantics:

add $R_i \ R_j \ R_k$	$R_i = R_j + R_k$	
sub $R_i \ R_j \ R_k$	$R_i = R_j - R_k$	
div $R_i \ R_j \ R_k$	$R_i = R_j / R_k$	
mul $R_i \ R_j \ R_k$	$R_i = R_j * R_k$	
mod $R_i \ R_j \ R_k$	$R_i = \text{sgn}(R_k)k$ wobei	
	$ R_j  = n R_k  + k \wedge n \geq 0, 0 \leq k <  R_k $	
le $R_i \ R_j \ R_k$	$R_i = \text{if } R_j < R_k \text{ then } 1 \text{ else } 0$	
gr $R_i \ R_j \ R_k$	$R_i = \text{if } R_j > R_k \text{ then } 1 \text{ else } 0$	
eq $R_i \ R_j \ R_k$	$R_i = \text{if } R_j = R_k \text{ then } 1 \text{ else } 0$	
leq $R_i \ R_j \ R_k$	$R_i = \text{if } R_j \leq R_k \text{ then } 1 \text{ else } 0$	
geq $R_i \ R_j \ R_k$	$R_i = \text{if } R_j \geq R_k \text{ then } 1 \text{ else } 0$	
and $R_i \ R_j \ R_k$	$R_i = R_j \ \& \ R_k$ // bit-wise and	88
or $R_i \ R_j \ R_k$	$R_i = R_j \   \ R_k$ // bit-wise or	8

23 / 103

## Managing Temporary Registers

Observe that temporary registers are re-used: translate  $3 * 4 + 3 * 4$  with  $t = 4$ :

$$code_R^4 \ 3 * 4 + 3 * 4 \ \rho = code_R^4 \ 3 * 4 \ \rho$$

$$code_R^5 \ 3 * 4 \ \rho$$

$$add \ R_4 \ R_4 \ R_5$$

where

$$code_R^i \ 3 * 4 \ \rho = loadc \ R_i \ 3$$

$$loadc \ R_{i+1} \ 4$$

$$mul \ R_i \ R_i \ R_{i+1}$$

we obtain

$$code_R^4 \ 3 * 4 + 3 * 4 \ \rho = loadc \ R_4 \ 3$$

$$loadc \ R_5 \ 4$$

$$mul \ R_4 \ R_4 \ R_5$$

$$loadc \ R_5 \ 3$$

$$loadc \ R_6 \ 4$$

$$mul \ R_5 \ R_5 \ R_6$$

$$add \ R_4 \ R_4 \ R_5$$

22 / 103

## Semantics of Operators

The operators have the following semantics:

add $R_i \ R_j \ R_k$	$R_i = R_j + R_k$
sub $R_i \ R_j \ R_k$	$R_i = R_j - R_k$
div $R_i \ R_j \ R_k$	$R_i = R_j / R_k$
mul $R_i \ R_j \ R_k$	$R_i = R_j * R_k$
mod $R_i \ R_j \ R_k$	$R_i = \text{sgn}(R_k)k$ wobei
	$ R_j  = n R_k  + k \wedge n \geq 0, 0 \leq k <  R_k $
le $R_i \ R_j \ R_k$	$R_i = \text{if } R_j < R_k \text{ then } 1 \text{ else } 0$
gr $R_i \ R_j \ R_k$	$R_i = \text{if } R_j > R_k \text{ then } 1 \text{ else } 0$
eq $R_i \ R_j \ R_k$	$R_i = \text{if } R_j = R_k \text{ then } 1 \text{ else } 0$
leq $R_i \ R_j \ R_k$	$R_i = \text{if } R_j \leq R_k \text{ then } 1 \text{ else } 0$
geq $R_i \ R_j \ R_k$	$R_i = \text{if } R_j \geq R_k \text{ then } 1 \text{ else } 0$
and $R_i \ R_j \ R_k$	$R_i = R_j \ \& \ R_k$ // bit-wise and
or $R_i \ R_j \ R_k$	$R_i = R_j \   \ R_k$ // bit-wise or

Note: all registers and memory cells contain operands in  $\mathbb{Z}$

23 / 103

## Translation of Unary Operators

Unary operators  $op = \{\overline{neg}, \overline{not}\}$  take only two registers:

$$code_R^i op e \rho = \underbrace{code_R^i e \rho}_{op R_i R_i}$$


24 / 103

## Translation of Unary Operators

Unary operators  $op = \{neg, not\}$  take only two registers:

$$code_R^i op e \rho = \underbrace{code_R^i e \rho}_{op R_i R_i}$$

Note: We use the same register.



24 / 103

## Translation of Unary Operators

Unary operators  $op = \{neg, not\}$  take only two registers:

$$code_R^i op e \rho = \underbrace{code_R^i e \rho}_{op R_i R_i}$$

Note: We use the same register.

Example: Translate  $-4$  into  $R_5$ :

$$code_R^5 -4 \rho = \begin{array}{l} loadc R_5 4 \\ neg R_5 R_5 \end{array}$$

24 / 103

## Applying Translation Schema for Expressions

Suppose the following function is given:

```
void f(void) {
    int x, y, z;
    x = y+z*3;
}
```

- Let  $\rho = \{x \mapsto \underline{1}, y \mapsto \underline{2}, z \mapsto \underline{3}\}$  be the address environment.
- Let  $R_4$  be the first free register, that is,  $i = 4$ .

$$code_R^4 x=y+z*3 \rho = \underbrace{code_R^4 y+z*3 \rho}_{move R_1 R_4}$$

$\rho(x) = 1$

25 / 103

## Applying Translation Schema for Expressions

Suppose the following function is given:

```
void f(void) {
    int x, y, z;
    x = y+z*3;
}
```

- Let  $\rho = \{x \mapsto 1, y \mapsto 2, z \mapsto 3\}$  be the address environment.
- Let  $R_4$  be the first free register, that is,  $i = 4$ .

$$\begin{aligned} \text{code}_R^4 \ x=y+z*3 \ \rho &= \text{code}_R^4 \ y+z*3 \ \rho \\ &\quad \text{move } R_1 \ R_4 \\ \text{code}_R^4 \ y+z*3 \ \rho &= \text{move } R_4 \ R_2 = \text{code}_R^4 \ y = \text{max} \\ &\quad \text{code}_R^5 \ z*3 \ \rho \\ &\quad \text{add } R_4 \ R_4 \ R_5 \\ \text{code}_R^5 \ z*3 \ \rho &= \text{mov } R_5 \ R_3 \\ &\quad \text{loadc } R_6 \ 3 \\ &\quad \text{mul } R_5 \ R_5 \ R_6 \end{aligned}$$

25/103

## Applying Translation Schema for Expressions

Suppose the following function is given:

```
void f(void) {
    int x, y, z;
    x = y+z*3;
}
```

- Let  $\rho = \{x \mapsto 1, y \mapsto 2, z \mapsto 3\}$  be the address environment.
- Let  $R_4$  be the first free register, that is,  $i = 4$ .

$$\begin{aligned} \text{code}_R^4 \ x=y+z*3 \ \rho &= \text{code}_R^4 \ y+z*3 \ \rho \\ &\quad \text{move } R_1 \ R_4 \\ \text{code}_R^4 \ y+z*3 \ \rho &= \text{move } R_4 \ R_2 \\ &\quad \text{code}_R^5 \ z*3 \ \rho \\ &\quad \text{add } R_4 \ R_4 \ R_5 \\ \text{code}_R^5 \ z*3 \ \rho &= \text{move } R_5 \ R_3 \\ &\quad \text{code}_R^6 \ 3 \ \rho \\ &\quad \text{mul } R_5 \ R_5 \ R_6 \end{aligned}$$

25/103

## Applying Translation Schema for Expressions

Suppose the following function is given:

```
void f(void) {
    int x, y, z;
    x = y+z*3;
}
```

- Let  $\rho = \{x \mapsto 1, y \mapsto 2, z \mapsto 3\}$  be the address environment.
- Let  $R_4$  be the first free register, that is,  $i = 4$ .

$$\begin{aligned} \text{code}_R^4 \ x=y+z*3 \ \rho &= \text{code}_R^4 \ y+z*3 \ \rho \\ &\quad \text{move } R_1 \ R_4 \\ \text{code}_R^4 \ y+z*3 \ \rho &= \text{move } R_4 \ R_2 \\ &\quad \text{code}_R^5 \ z*3 \ \rho \\ &\quad \text{add } R_4 \ R_4 \ R_5 \\ \text{code}_R^5 \ z*3 \ \rho &= \text{move } R_5 \ R_3 \\ &\quad \text{code}_R^6 \ 3 \ \rho \\ &\quad \text{mul } R_5 \ R_5 \ R_6 \\ \text{code}_R^6 \ 3 \ \rho &= \text{loadc } R_6 \ 3 \end{aligned}$$

~ the assignment  $x=y+z*3$  is translated as  
move  $R_4 \ R_2$ ; move  $R_5 \ R_3$ ; loadc  $R_6 \ 3$ ; mul  $R_5 \ R_5 \ R_6$ ; add  $R_4 \ R_4 \ R_5$ ; move  $R_1 \ R_4$

25/103

Code Synthesis

0

## Chapter 4:


## Statements and Control Structures

25/103



## Conditional Jumps

A conditional jump branches depending on the value in  $R_i$ :



30/103

## Management of Control Flow

In order to translate statements with control flow, we need to emit jump instructions.

- during the translation of an `if (c)` construct, it is not yet clear where to jump to in case that `c` is false

31/103

## Management of Control Flow

In order to translate statements with control flow, we need to emit jump instructions.

- during the translation of an `if (c)` construct, it is not yet clear where to jump to in case that `c` is false
- instruction sequences may be arranged in a different order
  - minimize the number of unconditional jumps
  - minimize in a way so that fewer jumps are executed inside loops
  - replace far jumps through near jumps (if applicable)



31/103

## Management of Control Flow


In order to translate statements with control flow, we need to emit jump instructions.

- during the translation of an `if (c)` construct, it is not yet clear where to jump to in case that `c` is false
- instruction sequences may be arranged in a different order
  - minimize the number of unconditional jumps
  - minimize in a way so that fewer jumps are executed inside loops
  - replace far jumps through near jumps (if applicable)
- organize instruction sequence into blocks without jumps

31/103

## Basic Blocks and the Register C-Machine

The R-CMa features only a single conditional jump, namely `jumpz`.




Outgoing edges must have the following form:

32 / 103

## Basic Blocks and the Register C-Machine

The R-CMa features only a single conditional jump, namely `jumpz`.



Outgoing edges must have the following form:


- 1 a single edge (unconditional jump), translated with `jump`



32 / 103

## Basic Blocks and the Register C-Machine

The R-CMa features only a single conditional jump, namely `jumpz`.



Outgoing edges must have the following form:

- 1 a single edge (unconditional jump), translated with `jump`
- 2 two edges, one with  $c = 0$  as condition and one without condition, translated with `jumpz` and `jump`, respectively
- 3 a set of edges and one **default** edge, used for **switch** statement, translated with `jumpi` and `jump` (to be discussed later)

32 / 103

## Formalizing the Translation Involving Control Flow

For simplicity of defining translations of instructions involving control flow, we use *symbolic jump targets*.

- This translation can be used in practice, but a second run through the emitted instructions is necessary to resolve the symbolic addresses to actual addresses.




33 / 103



## Formalizing the Translation Involving Control Flow

For simplicity of defining translations of instructions involving control flow, we use *symbolic jump targets*.

- This translation can be used in practice, but a second run through the emitted instructions is necessary to *resolve* the symbolic addresses to actual addresses.



Alternatively, we can emit *relative* jumps without a second pass:

- relative jumps have targets that are offsets to the current PC
- sometime relative jumps only possible for small offsets ( $\leadsto$  near jumps)
- if all jumps are relative: the code becomes position independent (PIC), that is, it can be moved to a different address
- the generated code can be loaded without relocating absolute jumps

33/103

## Formalizing the Translation Involving Control Flow

For simplicity of defining translations of instructions involving control flow, we use *symbolic jump targets*.

- This translation can be used in practice, but a second run through the emitted instructions is necessary to *resolve* the symbolic addresses to actual addresses.

Alternatively, we can emit *relative* jumps without a second pass:

- relative jumps have targets that are offsets to the current PC
- sometime relative jumps only possible for small offsets ( $\leadsto$  near jumps)
- if all jumps are relative: the code becomes position independent (PIC), that is, it can be moved to a different address
- the generated code can be loaded without relocating absolute jumps

generating a graph of basic blocks is useful for *program optimization* where the statements inside basic blocks are simplified

33/103

## Simple Conditional

We first consider  $s \equiv \text{if } (c) \text{ } ss.$


...and present a translation without basic blocks.

Idea:

- emit the code of  $c$  and  $ss$  in sequence
- insert a jump instruction in-between, so that correct control flow is ensured


$$\text{code}^i_{s \rho} = \text{code}^i_{R_i A} \text{ for } c \text{ } \text{jumpz } R_i A \text{ } \text{code}^i_{ss \rho}$$

A : ...



34/103


## General Conditional



Translation of  $\text{if } (c) \text{ } tt \text{ } \text{else } ee.$

$$\text{code}^i_{\text{if}(c) \text{ } tt \text{ } \text{else } ee \rho} =$$

$$\begin{aligned} & \text{code}^i_{R_i A} \text{ for } c \\ & \text{jumpz } R_i A \\ & \text{code}^i_{tt \rho} \\ & \text{jump } B \\ & \underline{A} : \text{code}^i_{ee \rho} \\ & \underline{B} : \end{aligned}$$



35/103

## Example for if-statement

Let  $\rho = \{x \mapsto 4, y \mapsto 7\}$  and let  $s$  be the statement

```
if (x > y) {          /* (i) */
  x = x - y;         /* (ii) */
} else {
  y = y - x;         /* (iii) */
}
```

Then  $\text{code}^i s \rho$  yields:

*code<sup>i</sup> x*  
*code<sup>i+1</sup> y*  
*gr R<sup>i</sup> R<sup>i</sup> R<sup>i+1</sup>*  
*jump B R<sup>i</sup> A*  
*code<sup>i</sup> x = x - y*  
*jump B*  
*A: code<sup>i</sup> y = y - x*  
*B:*